PNX1500E NXP Semiconductors, PNX1500E Datasheet - Page 705
![](/photos/31/32/313229/165pin_bga_sml.jpg)
PNX1500E
Manufacturer Part Number
PNX1500E
Description
Manufacturer
NXP Semiconductors
Datasheet
1.PNX1500E.pdf
(828 pages)
Specifications of PNX1500E
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PNX1500E
Manufacturer:
NORTEL
Quantity:
1 000
- Current page: 705 of 828
- Download datasheet (4Mb)
NXP Semiconductors
Volume 1 of 1
PNX15XX_PNX952X_SER_N_4
Product data sheet
5.2.5 Interrupt Bit
5.2.6 Packet Fragments
produce index) are owned by the consumer. One array element is kept empty even
with a full FIFO, so that it is easy to distinguish the full or empty state by looking at the
value of the produce index and consume index.
An array must have at least two elements to be able to indicate a full FIFO with a
produce index of value 0 and a consume index of value 1. The wrap-around of the
arrays is taken into account when determining if a FIFO is full, so a produce index
that indicates the last element in the array and a consume index that indicates the
first element in the array also means the FIFO is full. When the produce index and the
consume index are unequal and the consume index is not the produce index plus one
(with wrap around taken into account), then the FIFO is partially full and both the
consumer and producer own enough descriptors to be able to operate actively on the
FIFO.
The descriptor structures have an Interrupt bit, which if enabled, can be programmed
by software to interrupt the CPU when a packet with this bit set is processed. When
the Ethernet module is processing a descriptor and finds this bit set, it will cause an
interrupt to be triggered (after committing status to memory) by setting the
RxDoneInt, TxDoneInt or TxRTDoneInt bits in the IntStatus register and driving an
interrupt to the CPU. If the Interrupt bit is not set in the descriptor, then the
RxDoneInt, TxDoneInt or TxRTDoneInt are not set, and no interrupt is triggered.
Note: the corresponding bits in IntEnable must also be set to trigger interrupts.
This offers flexible ways of managing the descriptor FIFOs. For instance, the device
driver could add 10 packets to the Tx descriptor FIFO and set the Interrupt bit in
descriptor number 5 in the FIFO. This would invoke the interrupt service routine
before the transmit FIFO is completely exhausted. The device driver could add
another batch of packets to the descriptor array without interrupting continuous
transmission of packets.
For maximum flexibility in packet storage, packets can be split up into multiple packet
fragments with fragments located in different places in memory. In this case, one
descriptor is used for each packet fragment. Thus, a descriptor can point to a single
packet or to a fragment of a packet. Fragments allow for scatter/gather DMA
operations:
By stringing together fragments, it is possible to create large packets from small
memory areas. Another use of fragments is to be able to locate a packet header and
packet body in different places and to concatenate them without copy operations in
the device driver.
For transmission, the Last bit in the descriptor Control field indicates if the fragment is
the last in a packet; for receive packets the Last bit in the StatusInfo field of the status
words indicates if the fragment is the last in the packet. If the Last bit is 0, the next
descriptor belongs to the same Ethernet packet, If the Last bit is 1 the next descriptor
is a new Ethernet packet.
•
•
Transmit packets are gathered from multiple fragments in memory
Receive packets can be scattered to multiple fragments in memory.
Rev. 4.0 — 03 December 2007
Chapter 23: LAN100 — Ethernet Media Access Controller
PNX15xx/952x Series
© NXP B.V. 2007. All rights reserved.
23-705
Related parts for PNX1500E
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LPC2420_60](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2458](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2468](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2470](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2478](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
![XA-G30](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
![XA-G37](/photos/41/52/415289/sot187-2_3d_tmb.gif)
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
![XA-S3](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
![LH75401_LH75411_N](/photos/41/52/415297/sot486-1_3d_tmb.gif)
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC3130_3131](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC3141FET180](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
![LPC3143FET180](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
![LPC3152FET208](/photos/41/53/415307/sot930-1_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
![LPC3154FET208](/photos/41/53/415307/sot930-1_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
![BUK714R1-40BT](/photos/41/53/415317/sot426_3d_tmb.gif)
Part Number:
Description:
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology
Manufacturer:
NXP Semiconductors
Datasheet: