PNX1500E NXP Semiconductors, PNX1500E Datasheet - Page 481

• Manufacturer Part Number: PNX1500E
• Manufacturer: NXP Semiconductors

Specifications of PNX1500E

• Lead Free Status / Rohs Status: Not Compliant

NXP Semiconductors
Volume 1 of 1
Table 3: Fast general purpose output (FGPO)
PNX15XX_PNX952X_SER_N_4
Product data sheet
Bit
1:0
Offset 0x07,1018
31:24
23:0
Offset 0x07,101C
31:24
23:0
Offset 0x07,1020
31:24
23:0
Offset 0x07,1024
31:24
23:0
Offset 0x07,1028
31:24
23:0
Offset 0x07,102C
31:24
23:0
Offset 0x07,1030
31:0
Offset 0x07,1034
31:0
Symbol
Reserved
Reserved
NREC1
Reserved
NREC2
Reserved
THRESH1
Reserved
THRESH2
Reserved
REC_GAP
Reserved
BUF_GAP
TIME1
TIME2
FGPO_NREC1
FGPO_NREC2
FGPO_THRESH1
FGPO_THRESH2
FGPO_REC_GAP
FGPO_BUF_GAP
FGPO_TIME1
FGPO_TIME2
Acces
s
R
R
R
R
R
R
R/W
R
R/W
R
R/W
R
R/W
R
R
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Rev. 4.0 — 03 December 2007
…Continued
Description
Always 0.
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
Number of records/messages output from buffer 1.
Cleared to zero when FGPO_BASE1 register is written to.
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
Number of records/messages output from buffer 2.
Cleared to zero when FGPO_BASE2 register is written to.
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
THRESH1_REACHED interrupt generated when FGPO_NREC1
count equals this register value. Range: 1 to 2
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
THRESH2_REACHED interrupt generated when FGPO_NREC2
count equals this register value. Range: 1 to 2
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
Clock delay after a record/message is output before the next record/
message is output. Range: 1 to 2
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
Clock delay after a buffer is output before the next buffer is output.
Range: 1 to 2
Holds timestamp when buffer 1 completed.
Holds timestamp when buffer 2 completed.
Chapter 13: FGPO: Fast General Purpose Output
24
-1
PNX15xx/952x Series
24
-1
24
24
© NXP B.V. 2007. All rights reserved.
-1
-1
13-481