AT91SAM9G10-EK Atmel, AT91SAM9G10-EK Datasheet - Page 97

KIT DEV FOR SAM9G10 ARM

AT91SAM9G10-EK

Manufacturer Part Number
AT91SAM9G10-EK
Description
KIT DEV FOR SAM9G10 ARM
Manufacturer
Atmel
Type
MCUr
Datasheets

Specifications of AT91SAM9G10-EK

Contents
Board, Cables, Power Supply
Silicon Manufacturer
Atmel
Core Architecture
AVR
Kit Contents
Board
Svhc
No SVHC (15-Dec-2010)
Mcu Supported Families
AT91SAM9G10, ARM926EJ-S
Tool / Board Applications
Microcontroller
Rohs Compliant
Yes
For Use With/related Products
*
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
14.4.3
Name:
Address:
Access Type:
• URSTEN: User Reset Enable
0 = The detection of a low level on the pin NRST does not generate a User Reset.
1 = The detection of a low level on the pin NRST triggers a User Reset.
• URSTIEN: User Reset Interrupt Enable
0 = USRTS bit in RSTC_SR at 1 has no effect on rstc_irq.
1 = USRTS bit in RSTC_SR at 1 asserts rstc_irq if URSTEN = 0.
• ERSTL: External Reset Length
This field defines the external reset length. The external reset is asserted during a time of 2
allows assertion duration to be programmed between 60 µs and 2 seconds.
• KEY: Password
Should be written at value 0xA5. Writing any other value in this field aborts the write operation.
6462A–ATARM–03-Jun-09
31
23
15
7
Reset Controller Mode Register
30
22
14
RSTC_MR
0xFFFFFD08
Read-write
6
29
21
13
5
URSTIEN
28
20
12
4
KEY
27
19
11
3
26
18
10
2
ERSTL
(ERSTL+1)
AT91SAM9G10
25
17
9
1
Slow Clock cycles. This
URSTEN
24
16
8
0
97

Related parts for AT91SAM9G10-EK