AT91SAM9G10-EK Atmel, AT91SAM9G10-EK Datasheet - Page 168

• Manufacturer Part Number: AT91SAM9G10-EK
• Description: KIT DEV FOR SAM9G10 ARM
• Manufacturer: Atmel
• Type: MCUr

Specifications of AT91SAM9G10-EK

• Contents: Board, Cables, Power Supply
• Silicon Manufacturer: Atmel
• Core Architecture: AVR
• Kit Contents: Board
• Svhc: No SVHC (15-Dec-2010)
• Mcu Supported Families: AT91SAM9G10, ARM926EJ-S
• Tool / Board Applications: Microcontroller
• Rohs Compliant: Yes
• For Use With/related Products: *
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Figure 22-9. No Setup, No Hold On NRD and NCS Read Signals
22.8.1.5
22.8.2
22.8.2.1
168
AT91SAM9G10
Read Mode
Null Pulse
Read is Controlled by NRD (READ_MODE = 1):
NBS0,NBS1,
NBS2,NBS3,
A0, A1
D[31:0]
A[25:2]
MCK
NRD
NCS
Programming null pulse is not permitted. Pulse must be at least set to 1. A null value leads to
unpredictable behavior.
As NCS and NRD waveforms are defined independently of one other, the SMC needs to know
when the read data is available on the data bus. The SMC does not compare NCS and NRD tim-
ings to know which signal rises first. The READ_MODE parameter in the SMC_MODE register
of the corresponding chip select indicates which signal of NRD and NCS controls the read
operation.
Figure 22-10
read data is available t
NRD. In this case, the READ_MODE must be set to 1 (read is controlled by NRD), to indicate
that data is available with the rising edge of NRD. The SMC samples the read data internally on
the rising edge of Master Clock that generates the rising edge of NRD, whatever the pro-
grammed waveform of NCS may be.
NCS_RD_PULSE
NRD_CYCLE
NRD_PULSE
shows the waveforms of a read operation of a typical asynchronous RAM. The
PACC
after the falling edge of NRD, and turns to ‘Z’ after the rising edge of
NCS_RD_PULSE
NRD_PULSE
NRD_CYCLE
NCS_RD_PULSE
NRD_CYCLE
NRD_PULSE
6462A–ATARM–03-Jun-09