UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 579

• Manufacturer Part Number: UPD78F0537DGA(T)-9EV-A
• Description: 8BIT MCU, 128K FLASH, 7KB RAM, SMD
• Manufacturer: NEC

Specifications of UPD78F0537DGA(T)-9EV-A

• Controller Family/series: UPD78
• No. Of I/o's: 55
• Ram Memory Size: 7KB
• Cpu Speed: 20MHz
• No. Of Timers: 8
• No. Of Pwm: RoHS Compliant
• Core Size: 8bit
• Program Memory Size: 128KB
• Oscillator Type: External, Internal

26.6.3 RESET pin
the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection
with the reset signal generator.
memory will not be correctly programmed. Do not input any signal other than the reset signal of the dedicated flash
memory programmer.
26.6.4 Port pins
same status as that immediately after reset. If external devices connected to the ports do not recognize the port
status immediately after reset, the port pin must be connected to V
26.6.5 REGC pin
operation.
26.6.6 Other signal pins
If the reset signal of the dedicated flash memory programmer is connected to the RESET pin that is connected to
If the reset signal is input from the user system while the flash memory programming mode is set, the flash
When the flash memory programming mode is set, all the pins not used for flash memory programming enter the
Connect the REGC pin to GND via a capacitor (0.47 to 1
Connect X1 and X2 in the same status as in the normal operation mode when using the on-board clock.
To input the operating clock from the dedicated flash memory programmer, however, connect as follows.
Cautions 1. Only the internal high-speed oscillation clock (f
• PG-FP4, FL-PR4:
• PG-FPL3, FP-LITE3:
2. Only the X1 clock (f
78K0/KE2
RESET
In the flash memory programming mode, the signal output by the reset signal
generator collides with the signal output by the dedicated flash memory
programmer. Therefore, isolate the signal of the reset signal generator.
Connect CLK of the programmer to EXCLK/X2/P122.
Connect CLK of the programmer and X1/P121, and connect its inverted signal to
X2/EXCLK/P122.
Figure 26-11. Signal Collision (RESET Pin)
Signal collision
X
) or external main system clock (f
CHAPTER 26 FLASH MEMORY
User’s Manual U17260EJ6V0UD
Reset signal generator
Dedicated flash memory programmer
connection signal
µ
Output pin
F: recommended) in the same manner as during normal
DD
RH
or V
) can be used when CSI10 is used.
SS
EXCLK
via a resistor.
) can be used when UART6 is used.
579