UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 190

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
<R>
190
Address: FFBDH
Symbol
TOC00
The value of this bit is always “0” when it is read. Do not set this bit to 1 in a mode other than the one-
shot pulse output mode.
If it is set to 1, TM00 is cleared and started.
One-shot pulse output operates correctly in the free-running timer mode or clear & start mode entered by
TI000 pin valid edge input.
The one-shot pulse cannot be output in the clear & start mode entered upon a match between TM00 and
CR000.
The interrupt signal (INTTM010) is generated even when TOC004 = 0.
• LVS00 and LVR00 can be used to set the initial value of the TO00 output level. If the initial value does
• Be sure to set LVS00 and LVR00 when TOE00 = 1.
• LVS00 and LVR00 are trigger bits. By setting these bits to 1, the initial value of the TO00 output level
• The values of LVS00 and LVR00 are always 0 when they are read.
• For how to set LVS00 and LVR00, see 7.5.2 Setting LVS0n and LVR0n.
• The actual TO00/TI010/P01 pin output is determined depending on PM01 and P01, besides TO00
The interrupt signal (INTTM000) is generated even when TOC001 = 0.
OSPT00
OSPE00
TOC004
TOC001
TOE00
LVS00
not have to be set, leave LVS00 and LVR00 as 00.
LVS00, LVR00, and TOE00 being simultaneously set to 1 is prohibited.
can be set. Even if these bits are cleared to 0, TO00 output is not affected.
output.
Figure 7-11. Format of 16-Bit Timer Output Control Register 00 (TOC00)
7
0
1
0
1
0
1
0
0
1
1
0
1
0
1
0
After reset: 00H
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01
One-shot pulse output
Successive pulse output
One-shot pulse output
Disables inversion operation
Enables inversion operation
Disables inversion operation
Enables inversion operation
Disables output (TO00 output fixed to low level)
Enables output
OSPT00
LVR00
<6>
0
1
0
1
R/W
No change
Initial value of TO00 output is low level (TO00 output is cleared to 0).
Initial value of TO00 output is high level (TO00 output is set to 1).
Setting prohibited
OSPE00
<5>
TO00 output control on match between CR010 and TM00
TO00 output control on match between CR000 and TM00
User’s Manual U17260EJ6V0UD
One-shot pulse output trigger via software
One-shot pulse output operation control
TOC004
4
TO00 output control
Setting of TO00 output status
LVS00
<3>
LVR00
<2>
TOC001
1
TOE00
<0>

Related parts for UPD78F0537DGA(T)-9EV-A