UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 193

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
<R>
<R>
<R>
Notes 1.
Remark f
Symbol
PRM00
Address: FFBBH
2.
3.
PRS
If the peripheral hardware clock (f
f
• V
• V
• V
If the peripheral hardware clock (f
= 0), when 1.8 V ≤ V
The external clock from the TI000 pin requires a pulse longer than twice the cycle of the peripheral
hardware clock (f
PRS
: Peripheral hardware clock frequency
PRM001
DD
DD
DD
operating frequency varies depending on the supply voltage.
ES101
ES101
ES001
= 4.0 to 5.5 V: f
= 2.7 to 4.0 V: f
= 1.8 to 2.7 V: f
7
0
0
1
1
0
0
1
1
0
0
1
1
After reset: 00H
Figure 7-13. Format of Prescaler Mode Register 00 (PRM00)
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01
PRM000
ES100
ES000
ES100
PRS
6
0
1
0
1
0
1
0
1
0
1
0
1
).
DD
PRS
PRS
PRS
< 2.7 V, the setting of PRM001 = PRM000 = 0 (count clock: f
≤ 20 MHz
≤ 10 MHz
≤ 5 MHz (Standard and (A) grade products only)
R/W
Falling edge
Rising edge
Setting prohibited
Both falling and rising edges
Falling edge
Rising edge
Setting prohibited
Both falling and rising edges
f
f
f
TI000 valid edge
PRS
PRS
PRS
ES001
Note 2
/2
/2
User’s Manual U17260EJ6V0UD
5
2
8
PRS
PRS
) operates on the internal high-speed oscillation clock (f
) operates on the high-speed system clock (f
ES000
2 MHz
500 kHz
7.81 kHz
Note 3
f
PRS
4
= 2 MHz
TI010 pin valid edge selection
TI000 pin valid edge selection
Count clock selection
3
0
5 MHz
1.25 MHz
19.53 kHz
f
PRS
= 5 MHz
2
0
Note 1
10 MHz
2.5 MHz
39.06 kHz
f
PRS
= 10 MHz f
PRM001
1
XH
PRS
20 MHz
5 MHz
78.12 kHz
PRS
) (XSEL = 1), the
) is prohibited.
PRM000
= 20 MHz
0
RH
) (XSEL
193

Related parts for UPD78F0537DGA(T)-9EV-A