MPC564CZP40 Freescale Semiconductor, MPC564CZP40 Datasheet - Page 80

• Manufacturer Part Number: MPC564CZP40
• Description: IC MPU 32BIT W/CODE COMP 388PBGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC564CZP40

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 40MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 56
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 388-BGA
• Processor Series: MPC5xx
• Core: PowerPC
• Data Bus Width: 32 bit
• Data Ram Size: 32 KB
• Interface Type: CAN, JTAG, QSPI, SCI, SPI, UART
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 56
• Number Of Timers: 2
• Operating Supply Voltage: 0 V to 5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 2 (10 bit, 32 Channel)
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: No

Suggested Reading
This section lists additional reading that provides background for the information in this manual as well as
general information about the PowerPC
this manual by providing in-depth functional descriptions of certain modules:
The following general documentation, available through Morgan-Kaufmann Publishers, 340 Pine Street,
Sixth Floor, San Francisco, CA, provides useful information about the PowerPC architecture:
Freescale documentation is available from the sources listed on the back cover of this manual. A brief
summary of available documentation is listed below:
Additional literature is published as new processors become available. For a current list of documentation,
refer to
Conventions and Nomenclature
This document uses the following notational conventions:
cleared/set
lxxx
•
•
•
•
•
•
•
•
•
•
•
•
QSM (Queued Serial Module) Reference Manual (QSMRM/AD)
TPU (Time Processor Unit) documentation (TPULITPAK/D, including the TPURM/AD)
RCPU (RISC Central Processor Unit) Reference Manual (RCPURM/AD)
Nexus Standard Specification Rev 1.0 (IEEE-ISTO 5001-1999) available at:
http://www.nexus5001.org/
JTAG IEEE 1149.1 Specification
The PowerPC Architecture: A Specification for a New Family of RISC Processors, Second Edition,
by International Business Machines, Inc.
Programming Environments Manual for 32-Bit Implementations of the PowerPC Architecture
(MPCFPE32B/AD)—Describes resources defined by the PowerPC architecture.
Reference manuals—These books provide details about individual implementations and are
intended for use with the Programming Environments Manual.
Addenda/errata to reference manuals—Because some processors have follow-on parts, an
addendum is provided that describes the additional features and functionality changes and are
intended for use with the corresponding reference manuals.
Product Briefs—Each device has a product brief that provides an overview of its features. This
document is roughly the equivalent to the overview chapter (Chapter 1) of an implementation’s
reference manual.
The Programmer’s Reference Guide for the PowerPC Architecture (MPCPRG/D)—This concise
reference includes the register summary, exception vectors, and the PowerPC ISA instruction set.
Application notes—These short documents address specific design issues useful to programmers
and engineers working with Freescale processors.
http://www.motorola.com/semiconductors
When a bit takes the value zero, it is said to be cleared; when it takes a value of
one, it is said to be set.
MPC561/MPC563 Reference Manual, Rev. 1.2
ΤΜ
architecture. Also listed are documents that further complement
.
Freescale Semiconductor