IPSR-VIDEO Altera, IPSR-VIDEO Datasheet - Page 168
![RENEWAL Of IPS-VIDEO](/photos/24/19/241949/4696158_sml.jpg)
IPSR-VIDEO
Manufacturer Part Number
IPSR-VIDEO
Description
RENEWAL Of IPS-VIDEO
Manufacturer
Altera
Series
IP Suitesr
Datasheet
1.IPS-VIDEO.pdf
(202 pages)
Specifications of IPSR-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Features
Common Avalon Streaming (Avalon-St) Interface And Avalon-St Video Protocol
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 168 of 202
- Download datasheet (6Mb)
6–12
Table 6–11. Deinterlacer Signals (Part 2 of 4)
Video and Image Processing Suite User Guide
din_ready
din_startofpacket
din_valid
dout_data
dout_endofpacket
dout_ready
dout_startofpacket
dout_valid
ker_writer_control_av_address
ker_writer_control_av_chipselect
ker_writer_control_av_readdata
ker_writer_control_av_waitrequest
ker_writer_control_av_write
ker_writer_control_av_writedata
ma_control_av_address
ma_control_av_chipselect
ma_control_av_readdata
ma_control_av_waitrequest
ma_control_av_write
ma_control_av_writedata
Signal
Direction
Out
In
In
Out
Out
In
Out
Out
In
In
Out
Out
In
In
In
In
Out
Out
In
In
din port Avalon-ST ready signal. This signal indicates
when the MegaCore function is ready to receive data.
din port Avalon-ST startofpacket signal. This signal
marks the start of an Avalon-ST packet.
din port Avalon-ST valid signal. This signal identifies the
cycles when the port should input data.
dout port Avalon-ST data bus. Pixel data is transferred
out of the MegaCore function over this bus.
dout port Avalon-ST endofpacket signal. This signal
marks the end of an Avalon-ST packet.
dout port Avalon-ST ready signal. This signal is asserted
by the downstream device when it is able to receive data.
dout port Avalon-ST startofpacket signal. This signal
marks the start of an Avalon-ST packet.
dout port Avalon-ST valid signal. This signal is asserted
when the MegaCore function outputs data.
ker_writer_control slave port Avalon-MM address
bus. Specifies a word offset into the slave address space.
ker_writer_control slave port Avalon-MM
chipselect signal. The ker_writer_control port
ignores all other signals unless this signal is asserted.
ker_writer_control slave port Avalon-MM readdata
bus. These output lines are used for read transfers.
ker_writer_control slave port Avalon-MM
waitrequest signal.
ker_writer_control slave port Avalon-MM write
signal. When asserted, the ker_writer_control port
accepts new data from the writedata bus.
ker_writer_control slave port Avalon-MM writedata
bus. These input lines are used for write transfers.
ma_control slave port Avalon-MM address bus.
Specifies a word offset into the slave address space.
ma_control slave port Avalon-MM chipselect signal.
The ma_control port ignores all other signals unless this
signal is asserted.
ma_control slave port Avalon-MM readdata bus. These
output lines are used for read transfers.
ma_control slave port Avalon-MM waitrequest signal.
ma_control slave port Avalon-MM write signal. When
asserted, the ma_control port accepts new data from the
writedata bus.
ma_control slave port Avalon-MM writedata bus. These
input lines are used for write transfers.
(6)
(5)
(5)
(5)
(6)
Description
January 2011 Altera Corporation
(5)
(5)
Chapter 6: Signals
(6)
Deinterlacer
(6)
(6)
(5)
(6)
Related parts for IPSR-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: