IPSR-VIDEO Altera, IPSR-VIDEO Datasheet - Page 119
IPSR-VIDEO
Manufacturer Part Number
IPSR-VIDEO
Description
RENEWAL Of IPS-VIDEO
Manufacturer
Altera
Series
IP Suitesr
Datasheet
1.IPS-VIDEO.pdf
(202 pages)
Specifications of IPSR-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Features
Common Avalon Streaming (Avalon-St) Interface And Avalon-St Video Protocol
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 119 of 202
- Download datasheet (6Mb)
Chapter 5: Functional Descriptions
Deinterlacer
Deinterlacer
January 2011 Altera Corporation
1
1
Table 5–18. Control Synchronizer Parameters (Part 2 of 2)
The Deinterlacer MegaCore function converts interlaced video to progressive video
using bob, weave, or motion-adaptive methods. In addition, the Deinterlacer can
provide double or triple-buffering in external RAM. Buffering is required by the
motion-adaptive and weave methods and can be selected if desired when using a bob
method.
You can configure the Deinterlacer to produce one output frame for each input field or
to produce one output frame for each input frame (a pair of two fields). For example,
if the input video stream is NTSC video with 60 interlaced fields per second, the
former configuration outputs 60 frames per second but the latter outputs 30 frames
per second.
Producing one output frame for each input field should give smoother motion but
may also introduce visual artefacts on scrolling text or slow moving objects when
using the bob or motion adaptive algorithm.
When you select a frame buffering mode, the Deinterlacer output is calculated in
terms of the current field and possibly some preceding fields. For example, the bob
algorithm uses the current field, whereas the weave algorithm uses both the current
field and the one which was received immediately before it. When producing one
output frame for every input field, each field in the input frame takes a turn at being
the current field.
However, if one output frame is generated for each pair of interlaced fields then the
current field moves two fields through the input stream for each output frame. This
means that the current field is either always a F0 field (defined as a field which
contains the top line of the frame) or always a F1 field.
The Deinterlacer MegaCore function does not currently use the two synchronization
bits of the interlace nibble. (Refer to
frame rate = output frame rate, the choice of F0 or F1 to be the current field has to be
made at compile time. The deinterlacing algorithm does not adapt itself to handle PsF
content.
Bits per Color Sample
Color Pattern
Parameter
Number of bits per color sample selected in the parameter editor.
Up to four color planes in parallel, with any number of color planes in
sequence.
“Control Data Packets” on page
Value
Video and Image Processing Suite User Guide
4–7.) When input
5–39
Related parts for IPSR-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: