IPR-SDRAM/DDR2 Altera, IPR-SDRAM/DDR2 Datasheet - Page 89

• Manufacturer Part Number: IPR-SDRAM/DDR2
• Description: IP CORE Renewal Of IP-SDRAM/DDR2
• Manufacturer: Altera
• Type: MegaCorer

Specifications of IPR-SDRAM/DDR2

• Software Application: IP CORE, Memory Controllers, SDRAM
• Supported Families: Cyclone, HardCopy, Stratix
• Features: Data Mask Signals For Partial Write Operations, Bank Management Architecture
• Core Architecture: FPGA
• Core Sub-architecture: Cyclone, HardCopy, Stratix
• Rohs Compliant: NA
• Function: DDR2 SDRAM Controller
• License: Renewal License
• Lead Free Status / RoHS Status: na
• Lead Free Status / RoHS Status: na

DQS Postamble
Postamble Logic
© March 2009 Altera Corporation
The DDR and DDR2 SDRAM Controller Compiler provides this DQS postamble logic.
IP Toolbench automatically chooses the best postamble logic clocking scheme for your
system based on the parameters that you enter. The postamble clock can be the
positive or negative edge of either the system clock or the write clock. If a safe
postamble cannot be guaranteed using one of these four phases, a separate output of
the PLL is used as the postamble clock. If the postamble clock phase is close (<90° ) to
the positive edge of the system clock, an alternative postamble control
synchronization scheme is used.
Figure 3–4
devices, the dq_enable register clocked by the DQS signal is placed in an LE close to
the associated DQ group to drive their input clock enables. The data input to the
dq_enable register is set to GND, and the preset is connected to logic generated by
the controller. The postamble logic ensures that the register is released from preset
prior to the last active negative edge of DQS, so that the dq_enable signal goes low
with the last active negative edge of DQS. The input clock enable is therefore disabled
before DQS transitions to high-impedance at the end of the DQS read postamble.
You can specify your own postamble clock instead of using the automatically selected
one, on the Manual Timing tab of the wizard. Also, you can disable the DQS
postamble logic completely, on the Manual Timing tab of the wizard.
DQS postamble logic is not required for DDR and DDR2 SDRAM if you are using a
dedicated read data capture clock (non-DQS mode). As such, in non-DQS mode the
wizard disables the DQS postamble logic.
Table A–6
Table A–6. Manual Postamble Parameters
Notes to
(1) Postamble cycle 0 phase 0 is defined as the first rising edge of clk capable of generating the postamble enable
(2) Use the intermediate postamble option to guarantee timing
0, 1, 2, 3, 4, 5, 6
preset signal for CAS latency = 2.
Cycle
Table
shows the manual postamble parameters.
through
A–6:
Figure 3–6 on page 3–11
clk
write_clk
clk
write_clk
Clock
Rising
Falling
Falling
Rising
show the postamble logic. For Stratix
DDR and DDR2 SDRAM Controller Compiler User Guide
(2)
Edge
Phase (° )
0
180
270
90
(1)
A–11