IPR-SDRAM/DDR2 Altera, IPR-SDRAM/DDR2 Datasheet - Page 66

• Manufacturer Part Number: IPR-SDRAM/DDR2
• Description: IP CORE Renewal Of IP-SDRAM/DDR2
• Manufacturer: Altera
• Type: MegaCorer

Specifications of IPR-SDRAM/DDR2

• Software Application: IP CORE, Memory Controllers, SDRAM
• Supported Families: Cyclone, HardCopy, Stratix
• Features: Data Mask Signals For Partial Write Operations, Bank Management Architecture
• Core Architecture: FPGA
• Core Sub-architecture: Cyclone, HardCopy, Stratix
• Rohs Compliant: NA
• Function: DDR2 SDRAM Controller
• License: Renewal License
• Lead Free Status / RoHS Status: na
• Lead Free Status / RoHS Status: na

3–30
Table 3–8. Local Interface Signals (Part 2 of 2)
Table 3–9. DDR & DDR2 SDRAM Interface Signals (Part 1 of 2)
DDR and DDR2 SDRAM Controller Compiler User Guide
local_size[]
local_wdata[]
local_write_req
local_init_done
local_rdata[]
local_rdata_valid
local_rdvalid_in_n
local_ready
local_refresh_ack
local_wdata_req
ddr_dq[]
ddr_dqs[]
Signal Name
Signal Name
Table 3–9
Bidirectional
Bidirectional
Direction
Direction
Output
Output
Output
Output
Output
Output
Output
shows the DDR and DDR2 SDRAM interface signals.
Input
Input
Input
Memory data bus. This bus is half the width of the local read and write data
busses.
Memory data strobe signal, which writes data into the DDR or DDR2 SDRAM and
captures read data into the Altera device.
The burst size of the requested access, which is encoded as a binary number.
The controller supports maximum local burst lengths of 1, 2, or 4, for DDR
SDRAM; and 2 for DDR2 SDRAM.
You may request any size up to the maximum burst length, so for example if
you chose a memory burst length of 8, the local burst size is 4 and you may
request local bursts of length 1, 2, 3 or 4. Similarly, if you chose a memory
burst length of 4, the local burst length is 2 and you may request local bursts
of length 1 or 2.
If you chose a memory burst length of 2 (local burst length of 1), the
local_size[] port is tied to 1 and is not visible on the controller interface.
For all other memory burst lengths, local_size is available.
Write data bus. The width of local_wdata is twice that of the memory data
bus.
Write request signal.
Memory initialization complete signal, which is asserted once the controller
has completed its initialization of the memory. Read and write requests are still
accepted before local_init_done is asserted, however they are not
issued to the memory until it is safe to do so.
Read data bus. The width of local_rdata is twice that of the memory data
bus.
Read data valid signal. The local_rdata_valid signal indicates that
valid data is present on the read data bus. The timing of
local_rdata_valid is automatically adjusted to cope with your choice
of resynchronization and pipelining options.
An early version of the read data valid signal which appears three cycles before
it. Not present in Avalon-MM mode.
The local_ready signal indicates that the DDR or DDR2 SDRAM
controller is ready to accept request signals. If local_ready is asserted in
the clock cycle that a read or write request is asserted, that request has been
accepted. The local_ready signal is deasserted to indicate that the DDR
or DDR2 SDRAM controller cannot accept any more requests.
Refresh request acknowledge, which is asserted for one clock cycle every time
a refresh is issued. Even if the User Controlled Refresh option is not selected,
local_refresh_ack still indicates to the local interface that the
controller has just issued a refresh command.
Write data request signal, which indicates to the local interface that it should
present valid write data on the next clock edge. Not present in Avalon-MM
mode.
(Note 1)
Description
Description
Chapter 3: Functional Description
© March 2009 Altera Corporation
Interfaces & Signals