IPR-SDRAM/DDR2 Altera, IPR-SDRAM/DDR2 Datasheet - Page 74

• Manufacturer Part Number: IPR-SDRAM/DDR2
• Description: IP CORE Renewal Of IP-SDRAM/DDR2
• Manufacturer: Altera
• Type: MegaCorer

Specifications of IPR-SDRAM/DDR2

• Software Application: IP CORE, Memory Controllers, SDRAM
• Supported Families: Cyclone, HardCopy, Stratix
• Features: Data Mask Signals For Partial Write Operations, Bank Management Architecture
• Core Architecture: FPGA
• Core Sub-architecture: Cyclone, HardCopy, Stratix
• Rohs Compliant: NA
• Function: DDR2 SDRAM Controller
• License: Renewal License
• Lead Free Status / RoHS Status: na
• Lead Free Status / RoHS Status: na

3–38
Table 3–18. Memory Timing Parameters
Memory Timings
Table 3–19. Device Datasheet Settings (Part 1 of 2)
DDR and DDR2 SDRAM Controller Compiler User Guide
Manually choose
clock cycles
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
REFI
INIT
RP
RCD
RFC
WR
RAS
MRD
WTR
DQSQ
QHS
DQSCK
AC
CK_MAX
DS
DH
Parameter
Parameter
Units
ps
ps
ps
ps
ps
ps
ps
For minimum timing requirements, the values in the actual column must be greater
than or equal to the requirement; for maximum timing requirements, the figure in the
actual column must be less than or equal to the requirement. You can choose whether
to set the values in the cycle column or allow the wizard to choose the most
appropriate values.
Table 3–18
On or Off
Table 3–19
to perform timing analysis.
≤ 65534
≤ 65534
7 to 31
4 to 15
Range
2 to 5
2 to 5
2 to 5
2 to 3
1 to 3
The maximum DQS to DQ skew; DQS to last DQ valid, per group, per access.
The maximum data hold skew factor.
The access window of DQS from CK/CK#.
The access window of DQ from CK/CK#.
The maximum permitted clock cycle time.
The minimum DQ and DM input setup time relative to DQS.
The minimum DQ and DM input hold time relative to DQS.
shows the memory timing parameters.
shows memory device datasheet settings. IP Toolbench uses these values
Turn on, to enter values in the cycles column; turn off and the wizard calculates the
values in the cycles column.
Interval between refresh commands (maximum). The controller performs regular
refresh at this interval unless user controlled refresh is turned on (refer to
on page
Memory initialization time (minimum). After reset, the controller does not issue any
commands to the memory during this period.
Precharge command period (minimum). The controller does not access the memory
for this period after issuing a precharge command.
Active to read-write time (minimum). The controller does not issue read or write
commands to a bank during this time after issuing an active command.
Auto-refresh command period (minimum). The length of time the controller waits
before doing anything else after issuing an auto-refresh command.
Write recovery time (minimum). The controller waits for this time after the end of a
write transaction before issuing a precharge command.
Active to precharge time (minimum). The controller waits for this time after issuing an
active command before issuing a precharge command to the same bank.
Load mode register command period (minimum). The controller waits for this time
after issuing a load mode register command before issuing any other commands.
Write to read command delay (minimum). The controller waits for this time after the
end of a write command before issuing a subsequent read command to the same
bank. This timing parameter is specified in clock cycles and so has no entry in the
Required column.
3–33).
Description
Description
Chapter 3: Functional Description
© March 2009 Altera Corporation
“Controller ”
Parameters