IPR-SDRAM/DDR2 Altera, IPR-SDRAM/DDR2 Datasheet - Page 75

• Manufacturer Part Number: IPR-SDRAM/DDR2
• Description: IP CORE Renewal Of IP-SDRAM/DDR2
• Manufacturer: Altera
• Type: MegaCorer

Specifications of IPR-SDRAM/DDR2

• Software Application: IP CORE, Memory Controllers, SDRAM
• Supported Families: Cyclone, HardCopy, Stratix
• Features: Data Mask Signals For Partial Write Operations, Bank Management Architecture
• Core Architecture: FPGA
• Core Sub-architecture: Cyclone, HardCopy, Stratix
• Rohs Compliant: NA
• Function: DDR2 SDRAM Controller
• License: Renewal License
• Lead Free Status / RoHS Status: na
• Lead Free Status / RoHS Status: na

Chapter 3: Functional Description
Parameters
Table 3–19. Device Datasheet Settings (Part 2 of 2)
Board Timings
Table 3–20. Pin Loading
Table 3–21. Board Trace Delays
© March 2009 Altera Corporation
t
t
Manual pin load control
Pin loading on FPGA DQ/DQS pins
Pin loading on FPGA
address/command pins
Pin loading on FPGA clock pins
FPGA clock output to memory chip clock
input, nominal delay
Memory DQ/DQS outputs to FPGA inputs,
nominal delay
Fed-back clock trace, nominal delay
Tolerance on nominal board delays ±
Worst trace skew between DQS/DQ/DM in
any one data group
DQSS
DQSS
Parameter
Parameter
Parameter
Units
cycle
cycle
Table 3–20
Table 3–21
perform timing analysis.
The minimum write command to first DQS latching transition.
The maximum write command to first DQS latching transition.
shows the board trace delay parameters. IP Toolbench uses these values to
shows the pin loading parameters.
On or off
Units
pF
pF
pF
Units
ps
ps
ps
ps
%
The nominal or average value of the delay attributable to the board
traces from the FPGA clock output pin to the memory device clock
input pin.
The nominal or average value of the delay attributable to the board
traces from the memory device DQS and DQ clock output pins to the
FPGA input pins in read mode.
The nominal or average value of the delay attributable to the board
traces from the FPGA clock output pin to the fed-back clock input
pin. This delay should match the sum of the clock and DQ/DQS trace
lengths.
The tolerance on the nominal board trace delays. This tolerance
should take into account any variability between individual boards,
due to temperature or voltage, and different trace lengths to different
memory devices in your system.
The worst case skew with respect to DQS and any other DQ or DM
signal in any one byte group between any one memory device and
the FPGA.
Turn on or turn off the manual pin load control.
The default capacitive loading on the FPGA DQ/DQS pins is based
on the chosen memory type. You should update this figure if it does
not match your board and memory devices.
The default capacitive loading on the FPGA address/command pins
is based on the chosen memory type. You should update this figure
if it does not match your board and memory devices.
The default capacitive loading on the FPGA clock pins is based on
the chosen memory type. You should update this figure if it does
not match your board and memory devices.
Description
DDR and DDR2 SDRAM Controller Compiler User Guide
Description
Description
3–39