UPD70F3201YGC-YEU-A Renesas Electronics America, UPD70F3201YGC-YEU-A Datasheet - Page 365

no-image

UPD70F3201YGC-YEU-A

Manufacturer Part Number
UPD70F3201YGC-YEU-A
Description
MCU 32BIT I2C 100TQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Sx2r
Datasheet

Specifications of UPD70F3201YGC-YEU-A

Core Processor
RISC
Core Size
32-Bit
Speed
20MHz
Connectivity
CSI, EBI/EMI, I²C, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
68
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 2.7 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3201YGC-YEU-A
Manufacturer:
Renesas Electronics America
Quantity:
10 000
(6) IIC shift register (IIC)
(7) Slave address register (SVA)
Remarks 1. ×: Don’t care
The IIC register is used for serial transmission/reception (shift operations) that are synchronized with the serial
clock.
The IIC register can be read or written in 8-bit units, but data should not be written to IIC during a data transfer.
This register is cleared to 00H after reset.
The SVA register holds the I
The SVA register can be read or written in 8-bit units, but bit 0 is fixed to 0.
This register is cleared to 00H after reset.
IICX
Bit 0
CLX
0
0
0
0
0
0
0
1
1
1
1
IIC
SVA
SMC
After reset:
Bit 3
2. When the transfer clock is set to timer output, the P96/TO4/A6 pin does not need to be set in
After reset:
0
0
0
0
1
1
1
0
1
1
1
timer output mode.
IICCL
CL1
Bit1
0
0
1
1
0
1
1
×
0
1
1
00H
00H
CL0
Bit0
2
R/W
0
1
0
1
×
0
1
×
×
0
1
C bus’s slave addresses.
R/W
Table 15-2. Transfer Clock Setting
f
f
f
TO4 output/66
f
f
TO4 output/18
Setting prohibited
f
f
Setting prohibited
XX
XX
XX
XX
XX
XX
XX
Address:
Address:
/88
/172
/86
/48
/24
/24
/12
User’s Manual U15905EJ2V1UD
Transfer Clock
CHAPTER 15 I
FFFFFD80H
FFFFFD83H
2
C BUS
4.0 MHz to 8.38 MHz
8.38 MHz to 16.76 MHz
4.19 MHz to 8.38 MHz
TM4 Setting
8 MHz to 16.76 MHz
4 MHz to 8.38 MHz
TM4 Setting
8.00 MHz to 8.38 MHz
4.00 MHz to 4.19 MHz
Frequency (f
Settable Main Clock
Note
Note
XX
) Range
Normal mode
(SMC = 0)
High-speed mode
(SMC = 1)
Normal mode
(SMC = 0)
Operation Mode
0
363

Related parts for UPD70F3201YGC-YEU-A