SPAKDSP303AG100 Freescale Semiconductor, SPAKDSP303AG100 Datasheet - Page 45

• Manufacturer Part Number: SPAKDSP303AG100
• Description: IC DSP 24BIT 100MHZ 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: DSP563xxr
• Type: Fixed Pointr

Specifications of SPAKDSP303AG100

• Interface: Host Interface, SSI, SCI
• Clock Rate: 100MHz
• Non-volatile Memory: ROM (576 B)
• On-chip Ram: 24kB
• Voltage - I/o: 3.30V
• Voltage - Core: 3.30V
• Operating Temperature: -40°C ~ 100°C
• Mounting Type: Surface Mount
• Package / Case: 144-LQFP
• Device Core Size: 24b
• Clock Freq (max): 100MHz
• Mips: 100
• Device Input Clock Speed: 100MHz
• Ram Size: 24KB
• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (min): 3V
• Operating Supply Voltage (max): 3.6V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Memory Configuration
Like all members of the DSP56300 core family, the DSP56303 addresses three sets of
16 M × 24-bit memory internally: program, X data, and Y data. Each of these memory spaces
includes both internal and external memory (accessed through the external memory interface).
The DSP56303 is extremely flexible because it has several modes to allocate internal memory
between the program memory and the two data memory spaces. You can also configure it to
operate in a special sixteen-bit compatibility mode that allows the chip to use DSP56000 object
code without any change; this can result in higher performance of existing code for applications
that do not require a larger address space. This section provides detailed information on each of
these memory spaces.
3.1 Program Memory Space
Program memory space consists of the following:
Note:
Freescale Semiconductor
Internal program RAM (4 K by default)
Instruction cache (optional, 1 K) formed from program RAM. When enabled, the memory
addresses used by the internal cache memory are switched to external memory. The
internal memory in this address range switches to cache-only mode and is not available via
direct addressing when cache is enabled. In systems using Instruction Cache, always
enable the cache (CE = 1) before loading code into internal program memory; this
prevents the condition in which code loaded into program memory before cache is enabled
“disappears” after cache is enabled.
Off-chip memory expansion (optional, as much as 64 K in 16-bit mode or 256 K in 24-bit
mode using the 18 external address lines or 4 M using the external address lines and the
four address attribute lines). Refer to the DSP56300 Family Manual, especially Chapter
9, External Memory Interface (Port A), for details on using the external memory interface
to access external program memory.
Bootstrap program ROM (192 × 24-bit)
Program memory space at locations $FF00C0–$FFFFFF is reserved and should not be
accessed.
DSP56303 User’s Manual, Rev. 2
3
3-1