MC9S12P32CFT Freescale Semiconductor, MC9S12P32CFT Datasheet - Page 331

• Manufacturer Part Number: MC9S12P32CFT
• Description: MCU 16BIT 32K FLASH 48-QFN
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of MC9S12P32CFT

• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 32MHz
• Connectivity: CAN, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 1.72 V ~ 5.5 V
• Data Converters: A/D 10x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-QFN Exposed Pad
• Processor Series: S12P
• Core: HCS12
• 3rd Party Development Tools: EWHCS12
• Development Tools By Supplier: KIT33812ECUEVME, DEMO9S12PFAME
• Package: 48QFN EP
• Family Name: HCS12
• Maximum Speed: 32 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 16 Bit
• Interface Type: CAN/SCI/SPI
• On-chip Adc: 10-chx12-bit
• Number Of Timers: 8
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

10.2.4
This pin serves as waveform output of PWM channel 2.
10.2.5
This pin serves as waveform output of PWM channel 1.
10.2.6
This pin serves as waveform output of PWM channel 0.
10.3
This subsection describes in detail all the registers and register bits in the PWM8B6CV1 module.
The special-purpose registers and register bit functions that would not normally be made available to
device end users, such as factory test control registers and reserved registers are clearly identified by means
of shading the appropriate portions of address maps and register diagrams. Notes explaining the reasons
for restricting access to the registers and functions are also explained in the individual register descriptions.
10.3.1
The following paragraphs describe the content of the registers in the PWM8B6CV1 module. The base
address of the PWM8B6CV1 module is determined at the MCU level when the MCU is defined. The
register decode map is fixed and begins at the first address of the module address offset.
the registers associated with the PWM and their relative offset from the base address. The register detail
description follows the order in which they appear in the register map.
Reserved bits within a register will always read as 0 and the write will be unimplemented. Unimplemented
functions are indicated by shading the bit.
Table 10-1
Freescale Semiconductor
Memory Map and Register Definition
Address
0x0000
0x0001
0x0002
0x0003
0x0004
Offset
shows the memory map for the PWM8B6CV1 module.
PWM2 — Pulse Width Modulator Channel 2 Pin
PWM1 — Pulse Width Modulator Channel 1 Pin
PWM0 — Pulse Width Modulator Channel 0 Pin
Module Memory Map
Register address = base address + address offset, where the base address is
defined at the MCU level and the address offset is defined at the module
level.
PWM Enable Register (PWME)
PWM Polarity Register (PWMPOL)
PWM Clock Select Register (PWMCLK)
PWM Prescale Clock Select Register (PWMPRCLK)
PWM Center Align Enable Register (PWMCAE)
Table 10-1. PWM8B6CV1 Memory Map
S12P-Family Reference Manual, Rev. 1.13
Register
NOTE
Pulse-Width Modulator (PWM8B6CV1) Block Description
Table 10-1
Access
R/W
R/W
R/W
R/W
R/W
shows
331