HD64F7144F50V Renesas Electronics America, HD64F7144F50V Datasheet - Page 299

IC SUPERH MCU FLASH 256K 112QFP

HD64F7144F50V

Manufacturer Part Number
HD64F7144F50V
Description
IC SUPERH MCU FLASH 256K 112QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7144r
Datasheets

Specifications of HD64F7144F50V

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
74
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
112-QFP
For Use With
HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)EDK7145 - DEV EVALUATION KIT SH7145
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
450
Part Number:
HD64F7144F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
110
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7144F50V
Quantity:
6
11.3.11 Timer Output Control Register (TOCR)
TOCR is an 8-bit readable/writable register that enables/disables PWM synchronized toggle
output in complementary PWM mode/reset synchronized PWM mode, and controls output level
inversion of PWM output.
Table 11.26 Output Level Select Function
Note: The reverse phase waveform initial output value changes to active level after elapse of the
Bit
7
6
5 to 2 —
1
0
Bit 1
OLSN
0
1
Bit Name
PSYE
OLSN
OLSP
dead time after count start.
Initial Output
High level
Low level
Initial value
0
0
All 0
0
0
Active Level
Low level
High level
R
R/W
R
R/W
R/W
R/W
Up Count
High level
Low level
Description
Reserved
This bit is always read as 0. The write value should
always be 0.
PWM Synchronous Output Enable
This bit selects the enable/disable of toggle output
synchronized with the PWM period.
0: Toggle output is disabled
1: Toggle output is enabled
Reserved
These bits are always read as 0. The write value
should always be 0.
Output Level Select N
This bit selects the reverse phase output level in
reset-synchronized PWM mode/complementary
PWM mode. See table 11.26
Output Level Select P
This bit selects the positive phase output level in
reset-synchronized PWM mode/complementary
PWM mode. See table 11.27
Function
11.
Rev.4.00 Mar. 27, 2008 Page 253 of 882
Compare Match Output
Multi-Function Timer Pulse Unit (MTU)
Down Count
Low level
High level
REJ09B0108-0400

Related parts for HD64F7144F50V