HD64F7144F50V Renesas Electronics America, HD64F7144F50V Datasheet - Page 255

IC SUPERH MCU FLASH 256K 112QFP

HD64F7144F50V

Manufacturer Part Number
HD64F7144F50V
Description
IC SUPERH MCU FLASH 256K 112QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7144r
Datasheets

Specifications of HD64F7144F50V

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
74
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
112-QFP
For Use With
HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)EDK7145 - DEV EVALUATION KIT SH7145
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
450
Part Number:
HD64F7144F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
110
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7144F50V
Quantity:
6
The DMAC internal status, due to the above operation after completion of the fourth transfer, is
indicated in table 10.9 for both address reload on and off.
Table 10.9 DMAC Internal Status
Notes: 1. Interrupts are executed until the DMATCR value becomes 0, and if the IE bit of the
To execute transfers after the fifth one when the address reload is on, make the transfer request
source issue another transfer request signal.
Item
SAR
DAR
DMATCR
Bus mastership
DMAC operation
Interrupts
Transfer request source flag clear Executed
2. If transfer request source flag clears are executed until the DMATCR value becomes 0,
3. Designate burst mode when using the address reload function. There are cases where
4. Designate a multiple of four for the DMATCR value when using the address reload
CHCR is set to 1, are issued regardless of whether the address reload is on or off.
they are executed regardless of whether the address reload is on or off.
abnormal operation will result if it is executed in cycle steal mode.
function. There are cases where abnormal operation will result if anything else is
designated.
Address Reload On
H'FFFF8428
H'FFFFF004
H'0000007C
Released
Halted
Not issued
10. Direct Memory Access Controller (DMAC)
Rev.4.00 Mar. 27, 2008 Page 209 of 882
H'FFFF842C
H'FFFFF004
H'0000007C
Maintained
Not issued
Address Reload Off
Processing continues
Not executed
REJ09B0108-0400

Related parts for HD64F7144F50V