HD6412240 RENESAS [Renesas Technology Corp], HD6412240 Datasheet - Page 528

no-image

HD6412240

Manufacturer Part Number
HD6412240
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412240FA13
Manufacturer:
HITACHI
Quantity:
8 831
Part Number:
HD6412240FA13V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412240FA20
Manufacturer:
HITACHI
Quantity:
12 388
Part Number:
HD6412240FA20V
Manufacturer:
LT
Quantity:
3 220
Part Number:
HD6412240FA20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412240TE13
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412240TE13
Quantity:
33
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS
Quantity:
15 090
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 13 Smart Card Interface
Table 13.3 Smart Card Interface Register Settings
Register
SMR
BRR
SCR
TDR
SSR
RDR
SCMR
Legend:
— : Unused bit
Note:
SMR Setting
The GM bit is cleared to 0 in normal smart card interface mode, and set to 1 in GSM mode. The
O/E bit is cleared to 0 if the IC card is of the direct convention type, and set to 1 if of the inverse
convention type.
Bits CKS1 and CKS0 select the clock source of the on-chip baud rate generator. See section
13.3.5, Clock.
BRR Setting
BRR is used to set the bit rate. See section 13.3.5, Clock, for the method of calculating the value
to be set.
SCR Setting
The function of the TIE, RIE, TE, and RE bits is the same as for the normal SCI. For details, see
section 12, Serial Communication Interface (SCI).
Bits CKE1 and CKE0 specify the clock output. When the GM bit in SMR is cleared to 0, set these
bits to B'00 if a clock is not to be output, or to B'01 if a clock is to be output. When the GM bit in
SMR is set to 1, clock output is performed. The clock output can also be fixed high or low.
Rev.3.00 Mar. 26, 2007 Page 486 of 772
REJ09B0355-0300
* The CKE1 bit must be cleared to 0 when the GM bit in SMR is cleared to 0.
Bit 7
GM
BRR7
TIE
TDR7
TDRE
RDR7
Bit 6
0
BRR6
RIE
TDR6
RDRF
RDR6
Bit 5
1
BRR5
TE
TDR5
ORER
RDR5
TDR4
Bit 4
O/E
BRR4
RE
ERS
RDR4
Bit
BRR3
TDR3
Bit 3
1
0
PER
RDR3
SDIR
Bit 2
0
BRR2
0
TDR2
TEND
RDR2
SINV
Bit 1
CKS1
BRR1
CKE1*
TDR1
0
RDR1
Bit 0
CKS0
BRR0
CKE0
TDR0
0
RDR0
SMIF

Related parts for HD6412240