HD6412240 RENESAS [Renesas Technology Corp], HD6412240 Datasheet - Page 20

no-image

HD6412240

Manufacturer Part Number
HD6412240
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412240FA13
Manufacturer:
HITACHI
Quantity:
8 831
Part Number:
HD6412240FA13V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412240FA20
Manufacturer:
HITACHI
Quantity:
12 388
Part Number:
HD6412240FA20V
Manufacturer:
LT
Quantity:
3 220
Part Number:
HD6412240FA20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412240TE13
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412240TE13
Quantity:
33
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS
Quantity:
15 090
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6412240TE13V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
12.4 SCI Interrupt
12.5 Usage Notes
13.2.2 Serial Status
Register (SSR)
Rev.3.00 Mar. 26, 2007 Page xx of xlii
REJ09B0355-0300
Item
462
464
467
467
to
472
479
Page Revision (See Manual for Details)
Note * added
When TDRE flag in ... The TDRE flag is cleared to 0
automatically when data transfer is performed by the DTC*. The
DTC cannot be activated by ...
When RDRF flag in ... The RDRF flag is cleared to 0
automatically when data transfer is performed by the DTC*. The
DTC cannot be activated by an ERI interrupt request.
Note: * The flag is not cleared when DISEL is 0 and the transfer
counter value is not 0.
Description added
The following points should be noted when using the SCI.
Module Stop Mode Setting
SCI operation can be disabled or enabled using the module stop
control register. The initial setting is for SCI operation to be
halted. Register access is enabled by clearing module stop
mode. For details, see section 18, Power-Down Modes.
Relation between Writes to TDR and TDRE Flag
Restrictions Concerning DTC Updating
...
source to the relevant SCI reception data full interrupt (RXI).
transfer counter not being 0. When DISEL is 1,or DISEL is 0 with
the transfer counter being 0, the flag should be cleared by CPU.
Note that transmitting, in particular, may not successfully be
executed unless the TDRE flag is cleared by CPU.
Description of "Operation in Case of Mode Transition" and
"Switching from SCK Pin Function to Port Pin Function" added
Bit 2 TEND description amended
[Clearing conditions]
[Setting conditions] ...
The flag is cleared only when DISEL in DTC is 0 with the
When 0 is written to ...
When the DTC* is activated by a TXI interrupt and write data
to TDR
When TDRE = 1 and ERS = 0 (normal transmission) 12.5 etu
after transmission of 1-byte serial character when GM = 0
When TDRE = 1 and ERS = 0 (normal transmission) 11.0 etu
after transmission of 1-byte serial character when GM = 1
When RDR is read by the DTC, be sure to set the activation

Related parts for HD6412240