EP2AGX190FF35C6N Altera, EP2AGX190FF35C6N Datasheet - Page 448
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP2AGX190FF35C6N
Manufacturer Part Number
EP2AGX190FF35C6N
Description
IC ARRIA II GX 190K 1152FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
6.EP2AGX190FF35C6N.pdf
(306 pages)
Specifications of EP2AGX190FF35C6N
Number Of Logic Elements/cells
181165
Number Of Labs/clbs
7612
Total Ram Bits
9939
Number Of I /o
612
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
190300
# I/os (max)
612
Frequency (max)
400MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
190300
Ram Bits
10380902.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- EP2AGX190FF35C6N PDF datasheet #6
- Current page: 448 of 692
- Download datasheet (22Mb)
1–62
Arria II Device Handbook Volume 2: Transceivers
PCIe Mode
1
Figure 1–61
symbol must be inserted. Because the rate match FIFO can only insert /I2/ ordered
sets, it inserts one /I2/ ordered set (two symbols inserted).
Figure 1–61. Example of Rate Match Insertion in GIGE Mode
The rate match FIFO does not insert or delete code groups automatically to overcome
FIFO empty or full conditions. In this case, the rate match FIFO asserts the
rx_rmfifofull and rx_rmfifoempty flags for at least two recovered clock cycles to
indicate rate match FIFO full and empty conditions, respectively. You must then assert
the rx_digitalreset signal to reset the receiver PCS blocks.
Intel Corporation has developed a PHY interface for the PCIe architecture
specification to enable implementation of a PCIe-compliant physical layer device.
This specification also defines a standard interface between the physical layer device
and the media access control layer (MAC). Version 2.00 of the specification provides
implementation details for a PCIe-compliant physical layer device at both
Gen1 (2.5 Gbps) and Gen2 (5 Gbps) signaling rates.
Arria II GX and GZ transceivers support ×1, ×4, and ×8 lane configurations in PCIe
functional mode at Gen1 (2.5 Gbps) data rates. Arria II GZ devices also support ×1
and ×4 lane configurations in PCIe functional mode at Gen2 (5.0 Gbps). In PCIe ×1
configuration, the PCS and PMA blocks of each channel are clocked and reset
independently. PCIe ×4 and ×8 configurations support channel bonding for four-lane
and eight-lane PCIe links, where the PCS and PMA blocks of all bonded channels
share common clock and reset signals.
You can configure Arria II GX and GZ transceivers to implement a Version 2.00
PCIe-compliant PHY using one of the following methods:
■
■
PCIe Compiler—This method allows you to use the Arria II GX and GZ devices
built-in PCIe hard IP blocks to implement the PHY-MAC layer, Data Link layer,
and Transaction layer of the PCIe protocol stack. In this mode, each Arria II GX
and GZ transceiver channel uses a PIPE interface block that transfers data, control,
and status signals between the PHY-MAC layer and the transceiver channel PCS
and PMA blocks. The PIPE interface block is used only in this mode and cannot be
bypassed.
ALTGX MegaWizard Plug-In Manager—This method requires implementing the
PHY-MAC layer, Data Link layer, and Transaction layer in the FPGA fabric using a
soft IP. Use this method if you do not use the PCIe hard IP block. (You cannot
access the PCIe hard IP block if you use this method.)
rx_rmfifodatainserted
shows an example of rate match FIFO insertion in the case where one
dataout
datain
Dx.y
Dx.y
K28.5
K28.5
Ordered Set
First /I2/
D16.2
D16.2
Chapter 1: Transceiver Architecture in Arria II Devices
K28.5
K28.5
Ordered Set
Second /I2/
D16.2
D16.2
K28.5
December 2010 Altera Corporation
D16.2
Dx.y
Functional Modes
Related parts for EP2AGX190FF35C6N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: