EP2AGX190FF35C6N Altera, EP2AGX190FF35C6N Datasheet - Page 276

• Manufacturer Part Number: EP2AGX190FF35C6N
• Description: IC ARRIA II GX 190K 1152FBGA
• Manufacturer: Altera
• Series: Arria II GXr

Specifications of EP2AGX190FF35C6N

• Number Of Logic Elements/cells: 181165
• Number Of Labs/clbs: 7612
• Total Ram Bits: 9939
• Number Of I /o: 612
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1152-FBGA
• Family Name: Arria® II GX
• Number Of Logic Blocks/elements: 190300
• # I/os (max): 612
• Frequency (max): 400MHz
• Operating Supply Voltage (typ): 900mV
• Logic Cells: 190300
• Ram Bits: 10380902.4
• Operating Supply Voltage (min): 0.87V
• Operating Supply Voltage (max): 0.93V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 1152
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

8–36
Setting Up an LVDS Transmitter or Receiver Channel
Document Revision History
Table 8–9. Document Revision History (Part 1 of 2)
Arria II Device Handbook Volume 1: Device Interfaces and Integration
December 2010
July 2010
Date
f
f
Version
Using Both Corner PLLs in Arria II GX Devices
You can use both corner PLLs to drive DPA-disabled channels simultaneously. Both
corner PLLs can drive cross-banks.
You can use a corner PLL to drive all the transmitter channels and you can use the
other corner PLL to drive all DPA-disabled receiver channels in the same I/O bank.
Both corner PLLs can drive duplex channels in the same I/O bank, if the channels
driven by each PLL are not interleaved. No separation is necessary between the group
of channels driven by both corner PLLs.
The ALTLVDS megafunction offers you the ease of setting up an LVDS transmitter or
receiver channel. You can control the settings of SERDES and DPA circuitry in the
ALTLVDS megafunction. When you instantiate an ALTLVDS megafunction, the PLL
is instantiated automatically and you can set the parameters of the PLL. This
megafunction simplifies the clocking setup for the LVDS transmitter or receiver
channels. However, the drawback is reduced flexibility when using the PLL.
The ALTLVDS megafunction provides an option for implementing the LVDS
transmitter or receiver interfaces with external PLLs. With this option enabled, you
can control the PLL settings, such as dynamically reconfiguring the PLLs to support
different data rates, dynamic phase shift, and other settings. You also must instantiate
an ALTPLL megafunction to generate the various clock and load enable signals.
For more information about how to control the PLL, SERDES, and DPA block settings,
and detailed descriptions of the LVDS transmitter and receiver interface signals, refer
to the
For more information about the ALTPLL megafunction, refer to the
(ALTPLL) Megafunction User
Table 8–9
4.0
3.0
SERDES Transmitter/Receiver (ALTLVDS) Megafunction User
Updated for the Quartus II software version 10.1 release:
■
■
■
Updated for Arria II GX v10.0 release:
■
■
■
■
■
Added Arria II GZ device information.
Updated
Updated
Updated Table 8–1 and Table 8–2.
Updated Figure 8–1 and Figure 8–5.
Updated “Non-DPA Mode” section.
Removed Table 8–1: Supported Data Range.
Minor text edit.
lists the revision history for this chapter.
Table 8–3
Figure
8–2.
and
Guide.
Chapter 8: High-Speed Differential I/O Interfaces and DPA in Arria II Devices
Table
8–4.
Changes Made
Setting Up an LVDS Transmitter or Receiver Channel
December 2010 Altera Corporation
Guide.
Phase Locked-Loops