CS5535-UDCF AMD (ADVANCED MICRO DEVICES), CS5535-UDCF Datasheet - Page 84

• Manufacturer Part Number: CS5535-UDCF
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of CS5535-UDCF

• Operating Temperature (min): 0C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Compliant

5.2
The GeodeLink™ PCI Bus South Bridge (GLPCI_SB) pro-
vides a PCI interface for GeodeLink Device based designs.
Its three major functions are:
1)
2)
3)
Features include:
• PCI v2.2 compliance. Optional signals PERR#, SERR#,
• 32-bit, 66 MHz PCI bus operation and 64-bit, 66 MHz
• Target support for fast back-to-back transactions.
• Zero wait state operation within a PCI burst.
• MSR access mailbox in PCI configuration space.
• Capable of handling in-bound transactions after
• Dynamic clock stop/start support for GeodeLink and PCI
84
LOCK#, and CLKRUN are not implemented.
GeodeLink Device operation.
RESET_OUT# + 2 clock cycles.
clock domains via power management features.
Acting as a PCI slave and transforming PCI transac-
tions to GLIU transactions as a GLIU master.
Acting as a GLIU slave and transforming GLIU trans-
actions to PCI bus transactions as a PCI master.
Providing a CPU serial interface that conveys system
information such as interrupts, SSMI, ASMI, etc.
GeodeLink™ PCI South Bridge
REQ# / GNT#
31506B
MSR
Figure 5-2. GLPCI_SB Block Diagram
Request
Transaction Forwarding
FIFOs/Synchronization
GeodeLink™ Interface
PCI Bus Interface
Data
• Programmable IDSEL selection.
• Support active decoding for Legacy I/O space 000h to
• Support subtractive decode for memory and I/O space.
• Special performance enhancements for fast IDE PIO
The GLPCI_SB module is composed of the following major
blocks:
• GeodeLink Interface
• FIFO/Synchronization
• Transaction Forwarding
• PCI Bus Interface
• CPU Interface Serial (CIS)
The GLIU and PCI bus interfaces provide adaptation to the
respective buses. The Transaction Forwarding block pro-
vides bridging logic. The CIS block provides serial output to
the CPU for any change in SSMI and the selected side-
band signals. Little endian byte ordering is used on all sig-
nal buses.
Figure 5-2 is a block diagram of the GLPCI_SB module.
3FFh and DMA High Page 480h to 48Fh.
data transfers.
Request
AMD Geode™ CS5535 Companion Device Data Book
AMD Geode™
GX Processor
CIS
CIS
PCI Bus
GeodeLink™ PCI South Bridge
Side-band signals