MC68EN360AI25VL Freescale, MC68EN360AI25VL Datasheet - Page 618

no-image

MC68EN360AI25VL

Manufacturer Part Number
MC68EN360AI25VL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC68EN360AI25VL

Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
240
Package Type
FQFP
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EN360AI25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EN360AI25VL
Manufacturer:
FREESCALE
Quantity:
1 000
Part Number:
MC68EN360AI25VL
Manufacturer:
FREESCALE
Quantity:
20 000
Serial Management Controllers (SMCs)
Once the REN bit is set in SMCMR, the first rising edge of SMCLK that detects the SMSYNx
pin as low causes the SMC receiver to achieve synchronization. Data will begin to be
received (latched) on the same rising edge of SMCLK that latched SMSYNx. This will be the
first bit of data received. The receiver will never lose synchronization again, regardless of
the state of SMSYNx, until the REN bit is cleared by the user.
Once the TEN bit is set in SMCMR, the first rising edge of SMCLK that detects the SMSYNx
pin as low causes the SMC transmitter to achieve synchronization. The SMC transmitter will
begin transmitting ones asynchronously from the falling edge of SMSYNx. After one char-
acter of ones is transmitted, if the transmit FIFO is loaded (i.e., the Tx BD was ready with
7-294
SMSYN
Regardless of whether the transmitter or receiver uses the SM-
SYNx signal, the SMSYNx signal must make glitch-free transi-
tions from high to low or low to high. Glitches on SMSYNx may
cause errant behavior of the SMC.
SMCLK
SMRXD
SMSYN
SMTXD
SMCLK
NOTES:
1. SMCLK is an internal clock derived from an external CLKPIN or a baud rate generator.
2. This example shows the SMC receiver and transmitter enabled separately. If the REN
HUNT MODE
COMMAND
HERE OR
REN SET
and TEN bits were set at the same time, a single falling edge of SMSYN would
synchronize both.
ENTER
ISSUED
Figure 7-78. Synchronization with the SMSYNx Pin
HERE
TEN
SET
1's ARE SENT
Freescale Semiconductor, Inc.
DETECTED
LOW HERE
SMSYN
For More Information On This Product,
DETECTED
LOW HERE
SMSYN
MC68360 USER’S MANUAL
Go to: www.freescale.com
LOADED
TX FIFO
APPX.
HERE
FIVE 1's ARE SENT
FIRST BIT OF
DATA (LSB)
RECEIVE
NOTE
CHARACTER
EQUALS 5
ASSUME
LENGTH
FIVE 1's
SMC1 RECEIVE DATA
FIRST BIT OF
CHARACTER
SMC1 TRANSMIT DATA
FIRST 5-BIT
TRANSMIT
(LSB)
HERE IF TX FIFO
NOT LOADED IN
TRANSMISSION
COULD BEGIN
TIME

Related parts for MC68EN360AI25VL