IPR-PCI/MT32 Altera, IPR-PCI/MT32 Datasheet - Page 75

no-image

IPR-PCI/MT32

Manufacturer Part Number
IPR-PCI/MT32
Description
IP CORE Renewal Of IP-PCI/MT32
Manufacturer
Altera
Type
MegaCorer
Datasheets

Specifications of IPR-PCI/MT32

Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
Functional
Overview
Altera Corporation
January 2011
This chapter contains detailed information on the PCI Compiler and the
PCI MegaCore functions, including the following:
This section provides a general overview of pci_mt64, pci_mt32,
pci_t64, and pci_t32 functionality. It describes the operation and
assertion of master and target signals.
Figures 3–1
pci_mt32, pci_t64, and pci_t32 functions, respectively. The
functions consist of several blocks:
“Functional Overview”
“PCI Bus Signals”
“PCI Bus Signals”
“PCI Bus Commands”
“Configuration Registers”
“Target Mode Operation”
“Master Mode Operation”
“Host Bridge Operation”
“64-Bit Addressing, Dual Address Cycle (DAC)”
PCI bus configuration register space—implements all configuration
registers required by the PCI Local Bus Specification, Revision 3.0
Parity checking and generation—responsible for parity checking and
generation, as well as assertion of parity error signals and required
status register bits
Target interface control logic—controls the operation of the
corresponding PCI MegaCore function on the PCI bus in target mode
Master interface control logic—controls the PCI bus operation of the
corresponding PCI MegaCore function in master mode (pci_mt64
and pci_mt32 MegaCore functions only)
Local target control—controls local-side interface operation in target
mode
Local master control—controls the local side interface operation in
master mode (pci_mt64 and pci_mt32 MegaCore functions only)
Local address/data/command/byte enables—multiplexes and registers all
address, data, command, and byte-enable signals to the local side
interface.
PCI Compiler Version 10.1
through
3–4
3. Functional Description
show the block diagrams for the pci_mt64,
3–1

Related parts for IPR-PCI/MT32