IPR-PCI/MT32 Altera, IPR-PCI/MT32 Datasheet - Page 36
IPR-PCI/MT32
Manufacturer Part Number
IPR-PCI/MT32
Description
IP CORE Renewal Of IP-PCI/MT32
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 36 of 358
- Download datasheet (3Mb)
PCI MegaCore Function Design Walkthrough
PCI MegaCore
Function Design
Walkthrough
1–2
PCI Compiler User Guide
After you have purchased a license for the PCI Compiler, the design flow
involves the following additional steps:
1.
2.
3.
4.
This walkthrough explains how to create a custom variation of a PCI
MegaCore function using the Altera PCI IP Toolbench and the Quartus II
software. When you finish generating a custom variation of the PCI
MegaCore function, you can incorporate it into your overall project.
This walkthrough explains how to create a custom variation of the
pci_mt64 MegaCore function in Verilog HDL. You can also use these
procedures for the pci_mt32, pci_t32 and pci_t64 MegaCore
functions, and substitute VHDL for Verilog HDL.
Altera recommends that you use the pci_mt32 MegaCore function for
32-bit applications. The pci_mt64 MegaCore function has additional
logic and I/O pins which are wasted if used in a 32-bit mode applications.
1
This walkthrough consists of these steps:
■
■
■
■
■
Create a New Quartus II Project
You need to create a new Quartus II project with the New Project Wizard,
which specifies the working directory for the project, assigns the project
name, and designates the name of the top-level design entity.
Set up licensing.
Generate a programming file for the Altera device(s) on your board.
Program the Altera device(s) with the completed design.
Perform design verification.
Create a New Quartus II Project
Launch IP Toolbench
Step 1: Parameterize
Step 2: Set Up Simulation
Step 3: Generate
You can interface the pci_mt64 MegaCore function with 32-bit
agents on the bus. To operate in 32-bit mode only, connect an
input pin to the l_dis_64_extn signal. This signal disables the
64-bit extension signals if driven low.
PCI Compiler Version 10.1
Altera Corporation
January 2011
Related parts for IPR-PCI/MT32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: