R5S72030W200FP Renesas Electronics America, R5S72030W200FP Datasheet - Page 431

IC SUPERH MPU ROMLESS 240QFP

R5S72030W200FP

Manufacturer Part Number
R5S72030W200FP
Description
IC SUPERH MPU ROMLESS 240QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7200r
Datasheets

Specifications of R5S72030W200FP

Core Processor
SH2A-FPU
Core Size
32-Bit
Speed
200MHz
Connectivity
CAN, I²C, SCI, SSI, SSU, USB
Peripherals
DMA, LCD, POR, PWM, WDT
Number Of I /o
82
Program Memory Type
ROMless
Ram Size
80K x 8
Voltage - Supply (vcc/vdd)
1.1 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
240-QFP
For Use With
R0K572030S000BE - KIT DEV FOR SH7203HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S72030W200FP
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
R5S72030W200FP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
R5S72030W200FP
Manufacturer:
RENESAS
Quantity:
8 000
(a) When condition is met
(b) When condition is not met
Instruction Issuance
These instructions use the branch pipeline.
Parallel Execution Capability
No particular comments
CMP
BF
Branch destination
FCMP/single
BF
Branch destination
FCMP/double
BF
Branch destination
The branch destination address is calculated in the EX stage. All overrun-fetched instructions
up to that point are discarded. The branch destination instruction fetch is started from the slot
following the instruction A EX stage slot.
If it is determined in the ID stage that the condition is not met, processing proceeds with
nothing done in the EX stage. The next instruction is fetched and executed.
A typical pipeline is shown below.
If the preceding instruction is a CMP instruction, execution is delayed by 1 cycle.
If the preceding instruction is a single-precision FCMP instruction, execution is delayed by 2
cycles.
If the preceding instruction is a double-precision FCMP instruction, execution is delayed by 3
cycles.
↔ ↔ ↔ ↔ ↔ Slots
↔ ↔ ↔ ↔ ↔ ↔ Slots
↔ ↔ ↔ ↔ ↔ ↔ ↔ Slots
IF
IF
IF
IF
IF
IF
DF
DF
ID
EX
E1
E1
ID
EX
E2
E1
ID
EX
E2
ID
IF
EX
IF
Rev. 3.00 Jul 08, 2005 page 415 of 484
IF
Section 8 Pipeline Operation
REJ09B0051-0300

Related parts for R5S72030W200FP