R5S72030W200FP Renesas Electronics America, R5S72030W200FP Datasheet - Page 353

IC SUPERH MPU ROMLESS 240QFP

R5S72030W200FP

Manufacturer Part Number
R5S72030W200FP
Description
IC SUPERH MPU ROMLESS 240QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7200r
Datasheets

Specifications of R5S72030W200FP

Core Processor
SH2A-FPU
Core Size
32-Bit
Speed
200MHz
Connectivity
CAN, I²C, SCI, SSI, SSU, USB
Peripherals
DMA, LCD, POR, PWM, WDT
Number Of I /o
82
Program Memory Type
ROMless
Ram Size
80K x 8
Voltage - Supply (vcc/vdd)
1.1 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
240-QFP
For Use With
R0K572030S000BE - KIT DEV FOR SH7203HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S72030W200FP
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
R5S72030W200FP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
R5S72030W200FP
Manufacturer:
RENESAS
Quantity:
8 000
• SF: FPU store
• ED: FPU division and square root calculation
• EX: FPU load/store stage 1
• NA: FPU load/store stage 2
The length of all stages after ID and DF is the same. Only IF may be extended due to a wait for
data, but as the instruction fetch unit and pipelines operate independently, pipelining can be
continued in this case, also, for instructions that have already been fetched.
As shown in figure 8.2, instruction stages continue to flow together with instruction execution,
forming a pipeline. The basic pipeline flow is shown in figure 8.1. The interval during which one
stage is executed is called a slot, and is indicated by “↔”. Each instruction has at least a 3-stage
structure.
The three stages IF, ID, and EX (integer pipeline) are present for each instruction. Thereafter,
instruction processing is performed with the necessary pipelines operating simultaneously.
The floating-point operation is completed, and the result is written to an FPU register.
Used only for FDIV and FSQRT.
Floating-point load/store instruction data preparation is performed.
Floating-point load/store instruction data exchange is performed.
Rev. 3.00 Jul 08, 2005 page 337 of 484
Section 8 Pipeline Operation
REJ09B0051-0300

Related parts for R5S72030W200FP