QG82945GSE S LB2R Intel, QG82945GSE S LB2R Datasheet - Page 357
QG82945GSE S LB2R
Manufacturer Part Number
QG82945GSE S LB2R
Description
GRAPHICS AND MEM CNTRL HUB; No. of Pins: 998; Package / Case: FCBGA; Interface Type: PCI, SATA, USB
Manufacturer
Intel
Datasheet
1.AU80586GE025DSLB73.pdf
(482 pages)
- Current page: 357 of 482
- Download datasheet (4Mb)
Functional Description
10.3.1.2
10.3.1.3
10.3.1.4
10.3.1.5
Figure 16.
Datasheet
Transaction Layer
The upper layer of the PCI Express architecture is the transaction layer. The transaction
layer’s primary responsibility is the assembly and disassembly of transaction layer
packets (TLPs). TLPs are used to communicate transactions, such as read and write, as
well as certain types of events. The transaction layer also manages flow control of TLPs.
Data Link Layer
The middle layer in the PCI Express stack, the data link layer, serves as an intermediate
stage between the transaction layer and the physical layer. Responsibilities of data link
layer include link management, error detection, and error correction.
Physical Layer
The physical layer includes all circuitry for interface operation, including driver and
input buffers, parallel-to-serial and serial-to-parallel conversion, PLL(s), and impedance
matching circuitry.
PCI Express Configuration Mechanism
The PCI Express (external graphics) link is mapped through a PCI-to-PCI bridge
structure.
PCI Express Related Register Structures in (G)MCH
PCI Express extends the configuration space to 4096 bytes per device/function as
compared to 256 bytes allowed by the current PCI Local Bus Specification. PCI Express
configuration space is divided into a conventional PCI 2.3 compatible region, which
consists of the first 256 bytes of a logical device’s configuration space and an extended
PCI Express region which consists of the remaining configuration space. The
conventional PCI 2.3 compatible region can be accessed using either the mechanisms
defined in the current PCI Local Bus Specification, or using the enhanced PCI Express
configuration access mechanism described in the PCI Express Enhanced Configuration
Mechanism section of the PCI Express* Base Specification.
357
Related parts for QG82945GSE S LB2R
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Controllers, Intel 430TX PCIset: 82439TX System Controller (MTXC)
Manufacturer:
Intel Corporation