AT91RM9200-QI-002 Atmel, AT91RM9200-QI-002 Datasheet - Page 560

IC ARM9 MCU 208 PQFP

AT91RM9200-QI-002

Manufacturer Part Number
AT91RM9200-QI-002
Description
IC ARM9 MCU 208 PQFP
Manufacturer
Atmel
Series
AT91SAMr

Specifications of AT91RM9200-QI-002

Core Processor
ARM9
Core Size
16/32-Bit
Speed
180MHz
Connectivity
EBI/EMI, Ethernet, I²C, MMC, SPI, SSC, UART/USART, USB
Peripherals
POR
Number Of I /o
122
Program Memory Size
128KB (128K x 8)
Program Memory Type
ROM
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91RM9200-QI-002
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91RM9200-QI-002 SL383
Manufacturer:
Atmel
Quantity:
10 000
Figure 34-5. Data IN Transfer for Non Ping-pong Endpoint
560
USB Bus Packets
TXPKTRDY Flag
(USB_CSRx)
TXCOMP Flag
(USB_CSRx)
FIFO (DPR)
Content
AT91RM9200
Data IN
PID
Prevous Data IN TX
Data IN 1
Interrupt Pending
TXCOMP is set by the USB device when it has received an ACK PID signal for the Data IN
packet. An interrupt is pending while TXCOMP is set.
Note:
1. The microcontroller checks if it is possible to write in the FIFO by polling TXPKTRDY in
2. The microcontroller writes data to be sent in the endpoint’s FIFO, writing zero or more
3. The microcontroller notifies the USB peripheral it has finished by setting the TXPK-
4. The microcontroller is notified that the endpoint’s FIFO has been released by the USB
Data IN 1
Cleared by USB Device
the endpoint’s UDP_CSRx register (TXPKTRDY must be cleared).
byte values in the endpoint’s UDP_FDRx register,
TRDY in the endpoint’s UDP_CSRx register,
device when TXCOMP in the endpoint’s UDP_CSRx register has been set. Then an
interrupt for the corresponding endpoint is pending while TXCOMP is set.
Please refer to Chapter 8 of the Universal Serial Bus Specification, Rev 1.1, for more information
on the Data IN protocol layer.
ACK
PID
Microcontroller Load Data in FIFO
Load In Progress
PID
Data IN
Cleared by Firmware
NAK
PID
Set by the Firmware
Data Payload Written in FIFO
PID
Data IN
Data is Sent on USB Bus
Start to Write Data
Data IN 2
Payload in FIFO
Data IN 2
1768I–ATARM–09-Jul-09
Load In
Progress
ACK
PID
Interrupt Pending

Related parts for AT91RM9200-QI-002