AT91RM9200-QI-002 Atmel, AT91RM9200-QI-002 Datasheet - Page 141

• Manufacturer Part Number: AT91RM9200-QI-002
• Description: IC ARM9 MCU 208 PQFP
• Manufacturer: Atmel
• Series: AT91SAMr

Specifications of AT91RM9200-QI-002

• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 180MHz
• Connectivity: EBI/EMI, Ethernet, I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: POR
• Number Of I /o: 122
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: ROM
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 208-MQFP, 208-PQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Data Converters: -

17.6.5
17.6.6
17.6.6.1
17.6.6.2
1768I–ATARM–09-Jul-09
Burst Flash Controller
CompactFlash Support
I/O Mode, Common Memory Mode and Attribute Memory Mode
Read/Write Signals
For information on the Burst Flash Controller, refer to the BFC
215.
The External Bus Interface integrates circuitry that interfaces to CompactFlash devices.
The CompactFlash logic is driven by the Static Memory Controller (SMC) on the NCS4 address
space. Programming the CS4A field of the Chip Select Assignment Register
”EBI Chip Select Assignment Register” on page 152.)
Access to an external CompactFlash device is then made by accessing the address space
reserved to NCS4 (i.e., between 0x5000 0000 and 0x5FFF FFFF).
When multiplexed with CFCE1 and CFCE2 signals, the NCS5 and NCS6 signals become
unavailable. Performing an access within the address space reserved to NCS5 and NCS6 (i.e.,
between 0x6000 0000 and 0x7FFF FFFF) may lead to an unpredictable outcome.
The True IDE Mode is not supported and in I/O Mode, the signal _IOIS16 is not managed.
Within the NCS4 address space, the current transfer address is used to distinguish I/O mode,
common memory mode and attribute memory mode. More precisely, the A23 bit of the transfer
address is used to select I/O Mode. Any EBI address bit not required by the CompactFlash
device (i.e., bit A24 or bits A22 to A11) can be used to separate common memory mode and
attribute memory mode. Using the A22 bit, for example, leads to the address map in
below. In this figure, “i” stands for any hexadecimal digit.
Figure 17-3. Address Map Example
Note:
In I/O mode, the CompactFlash logic drives the read and write command signals of the SMC on
CFIOR and CFIOW signals, while the CFOE and CFWE signals are deactivated. Likewise, in
common memory mode and attribute memory mode, the SMC signals are driven on the CFOE
and CFWE signals, while the CFIOR and CFIOW are deactivated.
demonstrates a schematic representation of this logic.
Attribute memory mode, common memory mode and I/O mode are supported by setting the
address setup and hold time on the NCS4 chip select to the appropriate values. For details on
these signal waveforms, please refer to:
the Static Memory Controller documentation.
In the above example, the A22 pin of the EBI can be used to drive the REG signal of the Compact-
Flash Device.
0x5iBF FFFF
0x5i80 0000
0x5i7F FFFF
0x5i40 0000
0x5i3F FFFF
0x5i00 0000
Section 18.6.5 “Setup and Hold Cycles” on page 168
A23 = 1
A22 = 0
A23 = 0
A22 = 1
A23 = 0
A22 = 0
Common Memory Mode
Attribute Memory Mode
to the appropriate value enables this logic.
I/O Mode
Section 20.1 “Overview” on page
Figure 17-4 on page 142
AT91RM9200
(See Section 17.8.1
Figure 17-3
141
of