HD6432621 Hitachi, HD6432621 Datasheet - Page 953

no-image

HD6432621

Manufacturer Part Number
HD6432621
Description
(HD64F262x Series) 16-Bit Microcomputer
Manufacturer
Hitachi
Datasheet
TCR4—Timer Control Register 4
Bit
Initial value
Read/Write
:
:
:
7
0
CCLR1
Counter clear
Note: * Synchronous operation setting is performed by setting the
R/W
0
6
0
0
1
Note: This setting is invalid when channel 4 is in phase
Input clock edge select
0
1
0
1 TCNT cleared by counter clearing for another channel
SYNC bit in TSYR to 1.
0
1
CCLR0
R/W
TCNT clearing disabled
TCNT cleared by TGRA compare match/input capture
TCNT cleared by TGRB compare match/input capture
performing synchronous clearing/synchronous operation *
0
1
5
0
counting mode.
This setting is ignored if the input clock is ø/1, or when
overflow/underflow of another channel is selected.
Note: This setting is invalid when channel 4 is in phase
Time prescaler
Count at rising edge
Count at falling edge
Count at both edges
0
1
CKEG1
0
1
0
1
R/W
counting mode.
4
0
0
1
0
1
0
1
0
1
Internal clock: counts on ø/1
Internal clock: counts on ø/4
Internal clock: counts on ø/16
Internal clock: counts on ø/64
External clock: counts on TCLKA pin input
External clock: counts on TCLKC pin input
Internal clock: counts on ø/1024
Counts on TCNT5 overflow/underflow
H'FE90
CKEG0
R/W
3
0
TPSC2
R/W
2
0
TPSC1
R/W
1
0
TPSC0
R/W
0
0
TPU4
909

Related parts for HD6432621