HD6432621 Hitachi, HD6432621 Datasheet - Page 609
HD6432621
Manufacturer Part Number
HD6432621
Description
(HD64F262x Series) 16-Bit Microcomputer
Manufacturer
Hitachi
Datasheet
1.HD6432621.pdf
(1069 pages)
- Current page: 609 of 1069
- Download datasheet (5Mb)
Interrupt and Transmit Data Settings: When mailbox initialization is finished, CPU interrupt
source settings and data settings must be made. Interrupt source settings are made in the mailbox
interrupt register (MBIMR) and interrupt mask register (IMR), while transmit data settings are
made by writing the necessary data from the arbitration field, control field, and data field,
described below, in the corresponding message control (MCx[1]–MCx[8]) and message data
(MDx[1]–MDx[8]).
The number of bytes in the data actually transmitted depends on the data length code (DLC) in the
control field. If a value exceeding the value set in DLC is set in the data field, only the number of
bytes set in DLC will actually be transmitted.
Message Transmission and Interrupts:
CPU interrupt source settings
Transmission acknowledge and transmission abort acknowledge interrupts can be masked for
individual mailboxes in the mailbox interrupt mask register (MBIMR). Interrupt register (IRR)
interrupts can be masked in the interrupt mask register (IMR).
Arbitration field setting
In the arbitration field, the 11-bit identifier (STD_ID0–STD_ID10) and RTR bit (standard
format) or 29-bit identifier (STD_ID0–STD_ID10, EXT_ID0–EXT_ID17) and IDE.RTR bit
(extended format) are set. The registers to be set are MCx[5]–MCx[8].
Control field setting
In the control field, the byte length of the data to be transmitted is set in DLC0–DLC3. The
register to be set is MCx[1].
Data field setting
In the data field, the data to be transmitted is set in byte units in the range of 0 to 8 bytes. The
registers to be set are MDx[1]–MDx[8].
Message transmission wait
If message transmission is to be performed after completion of the message control (MCx[1]–
MCx[8]) and message data (MDx[1]–MDx[8]) settings, transmission is started by setting the
corresponding mailbox transmit wait bit (TXPR1–TXPR15) to 1 in the transmit wait register
(TXPR). The following two transmission methods can be used:
a. Transmission order determined by message identifier priority
b. Transmission order determined by mailbox number priority
When a is selected, if a number of messages are designated as waiting for transmission (TXPR
= 1), messages are stored in the transmit buffer in low-to-high mailbox order (priority order:
mailbox 1 > mailbox 15). CAN bus arbitration is then carried out for the messages in the
transmit buffer, and message transmission is performed when the bus is acquired.
565
Related parts for HD6432621
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Silicon N-Channel Power MOS FET Module
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
High Speed Power Switching
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
Silicon N-Channel IGBT
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
8MHz V(cc): -0.3 to +7.0V V(in): -0.3 to +0.3V advanced CRT controller (ACRTC)
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-WORD x 4-BIT MULTIPORT CMOS VIDEO RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-WORD x 4-BIT MULTIPORT CMOS VIDEO RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-word ? 4-bit High Speed CMOS Static RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
SINGLE CHIP CODEC WITH FILTERS(COMBO)
Manufacturer:
HITACHI
Datasheet: