HD6432621 Hitachi, HD6432621 Datasheet - Page 429

no-image

HD6432621

Manufacturer Part Number
HD6432621
Description
(HD64F262x Series) 16-Bit Microcomputer
Manufacturer
Hitachi
Datasheet
11.3
11.3.1
PPG pulse output is enabled when the corresponding bits in P1DDR and NDER are set to 1. In
this state the corresponding PODR contents are output.
When the compare match event specified by PCR occurs, the corresponding NDR bit contents are
transferred to PODR to update the output values.
Figure 11-2 illustrates the PPG output operation and table 11-3 summarizes the PPG operating
conditions.
Table 11-3 PPG Operating Conditions
NDER
0
1
Sequential output of data of up to 16 bits is possible by writing new output data to NDR before
the next compare match. For details of non-overlapping operation, see section 11.3.4, Non-
Overlapping Pulse Output.
Pulse output pin
Operation
Overview
DDR
0
1
0
1
Pin Function
Generic input port
Generic output port
Generic input port (but the PODR bit is a read-only bit, and when
compare match occurs, the NDR bit value is transferred to the PODR bit)
PPG pulse output
DDR
Figure 11-2 PPG Output Operation
Normal output/inverted output
Q
NDER
PODR
Q
C
Output trigger signal
D
Q
NDR
D
Internal data bus
385

Related parts for HD6432621