PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 66

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
– a correct FAS word in frame n + 2.
If the service word in frame n + 1 or the FAS word in frame n + 2 or both are not found
searching for the next FAS word will be start in frame n + 2 just after the previous frame
alignment signal.
Reaching the synchronous state causes a frame alignment recovery interrupt status
ISR2.FAR if enabled. Undisturbed operation starts with the beginning of the next
doubleframe.
A-Bit Access
If the QuadFALC detects a remote alarm indication in the received data stream the
interrupt status bit ISR2.RA will be set. With setting of bit XSW.XRA a remote alarm (RAI)
will be send to the far end.
By setting FMR2.AXRA the QuadFALC automatically transmit the remote alarm bit = 1 in
the outgoing data stream if the receiver detects a loss of frame alignment FRS0.LFA = 1.
If the receiver is in synchronous state FRS0.LFA = 0 the remote alarm bit will be reset.
Note: The A-bit may be processed via the system interface. Setting bit TSWM.TRA
S
As an extension for access to the S
implemented to allow the usage of internal S
doubleframe format.
This function is enabled by setting FMR1.ENSA = 1 for the transmitter and
FMR1.RFS1/0 = 01 for the receiver. The QuadFALC works then internally with a
16-frame structure but no CRC multiframe alignment/generation is performed.
3.7.2
The multiframe structure shown in table 7 is enabled by setting bit: FMR1.RFS1/0 for the
receiver and FMR1.XFS for the transmitter.
Multiframe
Frame alignment
Multiframe alignment :
CRC bits
CRC block size
CRC procedure
Semiconductor Group
a
- Bit Access
enables transparency for the A bit in transmit direction (refer to table 7).
CRC-Multiframe
:
:
:
:
:
2 submultiframes = 2
refer to section Doubleframe Format
bit 1 of frames 1, 3, 5, 7, 9, 11 with the pattern ‘001011’
bit 1 of frames 0, 2, 4, 6, 8, 10, 12, 14
2048 bit (length of a submultiframe)
CRC4, according to ITU-T Rec. G.704, G.706
a
-bits via registers RSA4-8/XSA4-8 an option is
66
8 frames
a
-bit registers RSA4-8/XSA4-8 in
Functional Description E1
PEB 22554
09.98

Related parts for PEB22554