PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 21

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Pin Definitions and Function (cont’d)
Pin No.
4 -7,
14 -17,
22 - 25,
32 - 35
Semiconductor Group
Symbol
RP(A-D)1
RP(A-D)2
RP(A-D)3
RP(A-D)4
Input (I)
Output (O)
I/O + PU
I + PU
O
O
Function
Receive Multifunction Port A-D
Depending on programming of bits PC(1-
4).RPC(2-0) this multifunction ports carries
information to the system interface or from the
system to the QuadFALC. After Reset these
ports are configured to inputs. With the
selection of the pinfunction the in/output
configuration is also achieved. Depending on bit
SIC3.RESR all outputs / inputs of the receive
system interface are updated / sampled with the
rising or falling edge of SCLKR.
Synchronous Pulse Receive (SYPR)
Defines the beginning of time-slot 0 at system
highway port RDO in conjunction with the
values of registers RC0/1. In system interface
multiplex mode SYPR has to be provided at
port RPA1 for all 4 channels and defines the
beginning of time-slot 0 on port RDO1/RSIG1.
Enabled with PC(1-4).RPC(2-0) = 000 (reset
configuration).
Pulse Cycle: Integer multiple of 125 s.
Receive Frame Marker (RFM)
Enabled with PC(1-4).RPC(2-0) = 001.
CMR2.IRSP = 0: The receive frame marker
could be active high for a 2.048 MHz period
during any bit position of the current frame.
IProgramming is done with registers RC1/0.
CMR2.IRSP = 1: Internal generated frame
synchronization pulse generated by the DCO-R
circuitry. Together with registers RC1/0 the
frame begin on the receive system interface is
defined. This frame synchronization pulse is
active low 2.048 MHz period.
Receive Multiframe Begin (RMFB)
Enabled with PC(1-4).RPC(2-0) = 010.
RMFB marks the beginning of every received
multiframe (RDO). Optionally the time-slot 16
CAS multiframe begin could be marked
(SIC3.CASMF). Active high for one 2.048 MBit/s
period.
21
Pin Descriptions E1
PEB 22554
09.98

Related parts for PEB22554