PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 132

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Line Interface Mode 2 (Read/Write)
Value after RESET: 00
LIM2
LBO1 …
SCF…
ELT…
Loop Code Register 1 (Read/Write)
Value after RESET: 00
LCR1
EPRM…
Semiconductor Group
7
7
EPRM
XPRBS
Line Build-Out
In long haul applications LIM0.EQON = 1 a transmit filter can be
optionally placed on the transmit path to attenuate the data on pins
XL1/2. To meet the line build-out defined by FTZ221 registers
XPM2-0 should be programmed as follows:
0…
1…
Select Corner Frequency of DCO-R
Setting this bit will reduce the corner frequency of the DCO-R circuit
by the factor of ten to 0.2 Hz.
Note: Reducing the corner frequency of the DCO-R circuitry will
increase the synchronization time before the frequencies are
synchronized.
Enable Loop-Timed
0…
1…
Enable Pseudo Random Bit Sequence Monitor
0…
LBO1
H
H
0 dB
FTZ221 template -->
normal operation
Transmit clock is generated from the clock supplied by MCLK
which is synchronized to the extracted receive route clock. In
this configuration the transmit elastic buffer has to be enabled.
Refer to register XSW.XTM. For correct operation of loop timed
the remote loop (bit LIM1.RL = 0) must be inactive and bit
CMR1.DXSS must be cleared.
Pseudo random bit sequence (PRBS) monitor is disabled.
LDC1
LDC0
132
LAC1
SCF
XPM2-0 = tbd.
LAC0
ELT
Operational Description E1
FLLB
0
0
LLBP
PEB 22554
(x3A)
(x3B)
09.98

Related parts for PEB22554