PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 343

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
XLS…
XLO…
Semiconductor Group
PRBS Status
LCR1.EPRM=1: The current status of the PRBS synchronizer is
indicated in this bit. It is set high if the synchronous state is reached
even in the presence of a BER 1/10. A data stream containing all
zeros with / without framing bits is also a valid pseudo random bit
sequence.
Transmit Line Short
Significant only if the ternary line interface is selected by
LIM1.DRS=0.
0…
Transmit Line Open
0…
1… The XL1 and XL2 are shortend for at least 3 pulses. As a
1… This bit will be set if at least 32 consecutive zeros were sent via
Normal operation. No short is detected.
reaction of the short the pins XL1 and XL2 are automatically
forced into a high impedance state if bit XPM2.DAXLT is reset.
After 128 consecutive pulse periods the outputs XL1/2 are
activated again and the internal transmit current limiter is
checked. If a short between XL1/2 is still further active the
outputs XL1/2 are in high impedance state again. When the
short disappears pins XL1/2 are activated automatically and
this bit will be reset. With any change of this bit an interrupt
ISR1.XLSC will be generated. In case of XPM2.XLT is set this
bit will be frozen.
Normal operation
pins XL1/XL2 respective XDOP/XDON. This bit is reset with the
first transmitted pulse. With the rising edge of this bit an
interrupt ISR1.XLSC will be set. In case of XPM2.XLT is set this
bit will be frozen.
343
Operational Description T1 / J1
PEB 22554
09.98

Related parts for PEB22554