PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 121

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Semiconductor Group
ASY4 …
CRCI …
XCRCI…
RDIS…
RCO10…RCO8…Receive Offset / Receive Frame Marker Offset
Select Loss of Sync Condition
0…
1…
Automatic CRC4 Bit Inversion
If set, all CRC bits of one outgoing submultiframe are inverted in case
a CRC error is flagged for the previous received submultiframe. This
function is logically ORed with RC0.XCRCI.
Transmit CRC4 Bit Inversion
If set, the CRC bits in the outgoing data stream are inverted before
transmission. This function is logically ORed with RC0.CRCI.
Receive Data Input Sense
0… Inputs: RDIP, RDIN active low, input ROID is active high
1… Inputs: RDIP, RDIN active high, input ROID is active low
Depending on the RP(A-D) pin function different offsets could be
programmed. The SYPR and the RFM pin function could not be
selected in parallel.
Receive Offset (PC(1-4).RPC(2-0) = 000)
Initial value loaded into the receive bit counter at the trigger edge of
SCLKR when the synchronous pulse at port SYPR is active (see
figure ).
Calculation of delay time T (SCLKR cycles) depends on the value X
of the „Receive Offset“ register RC1/0. For programing refer to
register RC1.
Receive Frame Marker Offset (PC(1-4).RPC(2-0) = 001)
Offset programming of the receive frame marker which is output on
port SYPR. The receive frame marker could be activated during any
bit position of the current frame.
Calculation of the value X of the „Receive Offset“ register RC1/0
depends on the bit position BP which should be marked and SCLKR.
Refer to register RC1.
Standard operation. Three consecutive incorrect FAS words or
three consecutive incorrect service words will cause loss of
synchronization.
Four consecutive incorrect FAS words or four consecutive
incorrect service words will cause loss of synchronization. The
service word condition may be disabled via bit RC1.SWD.
121
Operational Description E1
PEB 22554
09.98

Related parts for PEB22554