PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 308

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Transmit Pulse-Mask 2…0 (Read/Write)
Value after RESET: 7B
XPM0
XPM1
XPM2
The transmit pulse shape which is defined in ANSI T1. 102 will be output on pins XL1 and
XL2. The level of the pulse shape can be programmed via registers XPM2-0 to create a
custom waveform. In order to get an optimized pulse shape for the external transformers
each pulse shape will be internally devided into four sub pulse shapes. In each sub pulse
shape a programmed 5 bit value will define the level of the analog voltage on pins XL1/2.
Together four 5 bit values have to be programmed to form one complete transmit pulse
shape.The four 5 bit values will be sent in the following sequence:
Semiconductor Group
7
XP12
XP30
XLLP
Delay time T = time between beginning of time-slot 0 at RDO and the
initial edge of SCLKR after SYPR goes active.
Receive Frame Marker Offset (PC(1-4).RPC(2-0) = 001)
Offset programming of the receive frame marker which is output on
multifunction port RFM. The receive frame marker could be activated
during any bit position of the entire frame and depends on the
selected system clock rate.
Calculation of the value X of the „Receive Offset“ register RC1/0
depends on the bit position BP which should be marked :
system clocking rate: modulo 2.048 MHz (SIC2.SSC2 = 0)
0
2046
e.g: 2.048 MBit/s: BP = 0-255;
8.192 MBit/s: BP = 0-1023, 16.384 MBit/s: BP = 0-2047
system clocking rate: modulo 1.544 MHz (SIC2.SSC2 = 1)
0
193*(SC/SD) -2
with max. delay = 193*SC/SD - 1
with SC = System clock defined by SIC1.SSC1/0 + SIC2.SSC2
with SD = 1.544 MHz
XP04-00: First pulse shape level
XP14-10: Second pulse shape level
XP11
XP24
XLT
BP
BP
H
, 03
BP 2047 :
DAXLT
2045 :
193*(SC/SD) -3 :
H
XP10
XP23
, 00
H
BP
XP04
XP22
X= BP + 2
X= BP - 2046 )
308
max. Delay :
XP03
XP21
XP34
Operational Description T1 / J1
XP02
XP20
XP33
X = BP + 2 + 7*SC/SD
X = BP + 2 - 186*SC/SD
4.096 MBit/s: BP = 0-511,
XP01
XP14
XP32
0
XP00
XP13
XP31
PEB 22554
(x26)
(x27)
(x28)
09.98

Related parts for PEB22554