R5F61662N50FPV Renesas Electronics America, R5F61662N50FPV Datasheet - Page 48

MCU 24KB FLASH 384K 144-LQFP

R5F61662N50FPV

Manufacturer Part Number
R5F61662N50FPV
Description
MCU 24KB FLASH 384K 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8SX/1600r
Datasheet

Specifications of R5F61662N50FPV

Core Processor
H8SX
Core Size
16/32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SmartCard, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
92
Program Memory Size
384KB (384K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F61662N50FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 1 Overview
1.4.3
Table 1.4
Rev. 2.00 Sep. 16, 2009 Page 18 of 1036
REJ09B0414-0200
Classification
Power supply
Clock
Operating mode
control
System control
On-chip
emulator
Address bus
Data bus
Bus control
Pin Functions
Pin Functions
Pin Name
V
V
V
PLLV
PLLV
XTAL
EXTAL
MD2 to MD0
RES
STBY
EMLE
TRST
TMS
TDI
TCK
TDO
A20 to A0
D15 to D0
BREQ
BREQO
CC
CL
SS
CC
SS
I/O
Input
Input
Input
Input
Input
Input
Input
Output
Input
Input
Input
Input
Input
Input
Input
Input
Output
Output
Input/
output
Input
Output
Description
Power supply pin. Connect it to the system power supply.
Connect this pin to V
should be placed close to the pin).
Ground pin. Connect it to the system power supply (0 V).
Power supply pin for the PLL circuit. Connect it to the
system power supply.
Ground pin for the PLL circuit.
Pins for a crystal resonator. An external clock signal can be
input through the EXTAL pin. For an example of this
connection, see section 23, Clock Pulse Generator.
Outputs the system clock for external devices.
Pins for setting the operating mode. The signal levels on
these pins must not be changed during operation.
Reset signal input pin. This LSI enters the reset state when
this signal goes low.
This LSI enters hardware standby mode when this signal
goes low.
Input pin for the on-chip emulator enable signal. Input a high
level when using the on-chip emulator, and input a low level
when not using the on-chip emulator.
Pins for the on-chip emulator
Driving the EMLE pin high makes these pins to function as
on-chip emulator pins.
Output pins for the address bits.
Input and output for the bidirectional data bus. These pins
also output addresses when accessing an address–data
multiplexed I/O interface space.
External bus-master modules assert this signal to request
the bus.
Internal bus-master modules assert this signal to request
access to the external space via the bus in the external bus
released state.
SS
via a 0.1-uF capacitor (The capacitor

Related parts for R5F61662N50FPV