PEF22827EL-V11 Lantiq, PEF22827EL-V11 Datasheet - Page 14

no-image

PEF22827EL-V11

Manufacturer Part Number
PEF22827EL-V11
Description
Manufacturer
Lantiq
Datasheet

Specifications of PEF22827EL-V11

Lead Free Status / RoHS Status
Supplier Unconfirmed
List of Figures
Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17
Figure 18
Figure 19
Figure 20
Figure 21
Figure 22
Figure 23
Figure 24
Figure 25
Figure 26
Figure 27
Figure 28
Figure 29
Figure 30
Figure 31
Figure 32
Figure 33
Figure 34
Figure 35
Figure 36
Figure 37
Figure 38
Figure 39
Figure 40
Figure 41
Figure 42
Preliminary Data Sheet
Ethernet over VDSL CPE Application Example . . . . . . . . . . . . . . . . . . 21
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
PEF 22827 Pin Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
PEF 22827 Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . 56
VDSL Digital Transceiver Functional Block Diagram . . . . . . . . . . . . . . 59
Transmission Frame Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
The Frame Splitting Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Transmission Frame Delineation State Machine . . . . . . . . . . . . . . . . . 68
Functional Block Diagram - Analog Block . . . . . . . . . . . . . . . . . . . . . . 76
Filter Tuning Unit Functional Block Diagram . . . . . . . . . . . . . . . . . . . . 77
Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
System Clock Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
EEPROM Data Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
Link Management at the LT and the NT . . . . . . . . . . . . . . . . . . . . . . 101
VDSL Transmission Profile Link State Machine . . . . . . . . . . . . . . . . 102
The Link State Machine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Transmission Frame Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
RA Simplified Flow Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118
RA Monitor Flow Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
MAC-MAC Scenario. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
PHY-PHY Scenario . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Remote Loop Back and Local Loop Back . . . . . . . . . . . . . . . . . . . . . 131
VDSL Line Driver Application. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
Typical Parallel Port Read Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
Typical Parallel Port Write Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
Block Diagram of a MAC Configuration with MII Interface to a MAC . 157
Signals for a MAC Configuration with MII Interface to a PHY . . . . . . 158
Block Diagram of PHY Configuration with MII Interface to a MAC. . . 159
Signals for PHY Configuration with MII Interface to a MAC . . . . . . . . 160
Block Diagram of MAC Configuration with MII Interface to a PHY. . . 161
Signals for MAC Configuration with MII Interface to a PHY . . . . . . . . 162
Block Diagram of PHY Configuration with MII Interface to a MAC. . . 162
Signals for PHY Configuration with MII Interface to a MAC . . . . . . . . 163
Signals for MAC Configuration with RMII Interface to a PHY . . . . . . 164
Signals for PHY Configuration with RMII Interface to a MAC . . . . . . 165
Signals for a Typical SMII Interface . . . . . . . . . . . . . . . . . . . . . . . . . . 166
Signals for a Source Synchronous SMII Interface . . . . . . . . . . . . . . . 167
EOC Interface Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168
EOC Signals Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169
I
JTAG Boundary Scan Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 268
Input Output Waveforms for AC Tests . . . . . . . . . . . . . . . . . . . . . . . . 270
2
C Read or Write Transaction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170
14
Rev. 1.1, 2005-01-30
VDSL6100i
PEF 22827
Page

Related parts for PEF22827EL-V11