PEF22827EL-V11 Lantiq, PEF22827EL-V11 Datasheet - Page 107

no-image

PEF22827EL-V11

Manufacturer Part Number
PEF22827EL-V11
Description
Manufacturer
Lantiq
Datasheet

Specifications of PEF22827EL-V11

Lead Free Status / RoHS Status
Supplier Unconfirmed
Table 34
Address (Hex)
CR_STP
5E23
5E24
5E25
5E26
5E27
5E28
5E29
5E2A
5E2B
5E2C
Preliminary Data Sheet
WS_STP
5E42
5E43
5E44
5E45
5E46
5E47
5E48
5E49
5E4A
5E4B
Current and Warm Start STP Mapping (page 2 of 3)
Parameter
PSD_LEVEL_US1
PSD_LEVEL_US2
PSD_MASK
Reserved
INTERLEAVER_M_DS Range 0:64. 0 = Interleaver OFF.
INTERLEAVER_M_US Range 0:64. 0 = Interleaver OFF.
INTERLEAVER_I
FAST_SIZE_DS
FAST_SIZE_US
FFEC_SIZE_LT
107
Description
First linear upstream PSD level.
Second linear upstream PSD level.
Notch control for a direction and
carrier. One notch per band supported,
with bits 7:4 reserved and:
Bit 3: notch on US2 at the NT, 10.1 -
Bit 2: notch on DS2 at the LT, 7.0 -
Bit 1: notch on US1 at the NT, 3.5 -
Bit 0: notch on DS1 at the LT, 1.81 -
Reserved
Denominator for calculating interleaver
block length, where:
Bit 1 is for upstream, and 0 = 4, 1= 8
Bit 0 is for downstream, and 0 = 4, 1= 8
See
details.
Length of downstream fast channel, in
bytes.
Length of upstream fast channel, in
bytes.
Bits 7:4 specify upstream reception
FFEC.
Bits 3:0 specify upstream transmission
FFEC.
Note: To receive real FFEC/SFEC
“Interleaving” on Page 63
values, multiply this setting by 2.
See page 111 for additional
information.
10.15 MHz.
7.1 MHz.
3.8 MHz.
2.0 MHz.
Operation – Digital Block
Rev. 1.1, 2005-01-30
VDSL6100i
PEF 22827
for

Related parts for PEF22827EL-V11