TMP92xy22FG Toshiba, TMP92xy22FG Datasheet - Page 118

no-image

TMP92xy22FG

Manufacturer Part Number
TMP92xy22FG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP92xy22FG

Package
LQFP100
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
32
Architecture
32-bit CISC
Usb/spi Channels
-
Uart/sio Channels
2
I2c/sio Bus Channels
1
(s)dram Controller
-
Adc 10-bit Channel
8
Da Converter
-
Timer 8-bit Channel
4
Timer 16-bit Channel
2
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
-
Number Of I/o Ports
50
Power Supply Voltage(v)
3.0 to 3.6
TA01RUN
TA01MOD
TA0REG
TA1REG
TA1FFCR
PCCR
PCFC
TA01RUN
X : Don’t care, − : No change
Example: To generate 1/4 duty 62.5 kHz pulses (at f
To obtain a frequency of 62.5 kHz, the pulse cycle t should be: t = 1/62.5 kHz = 16 μs
φT1 (= (16/fc)s (at f
Therefore set TA1REG to 40 (28H)
The duty is to be set to 1/4: t × 1/4 = 16 μs × 1/4 = 4 μs
Therefore, set TA0REG = 10 = 0AH
Calculate the value that should be set in the timer register.
← 0
← 1
← 0
← 0
← X
← X
← X
← 1
16 μs/(16/fc)s = 40
4 μs/(16/fc)s = 10
7
− −
− −
6
X
0
0
0
X
X
5
X
X
0
1
X
X
4
X
X
0
0
X
X
X
X
C
= 40MHz);
3
X
1
1
0
2
0
X
0
0
1
X
X
1
92CM22-116
1
0
0
1
0
1
1
1
1
16 μs
0
0
1
0
0
X
1
Stop TMRA0 and TMRA1 and clear it to “0”.
Set the 8-bit PPG mode, and select φT1 as input clock.
Write 0AH.
Write 28H.
Set TA1FF and set inversion to enable.
Writing “10” provides negative logic pulse.
Set PC1 to TA1OUT pin.
Start TMRA0 and TMRA1 counting.
C
= 40 MHz):
TMP92CM22
2007-02-16

Related parts for TMP92xy22FG