EP1S40B956C5 Altera, EP1S40B956C5 Datasheet - Page 691
EP1S40B956C5
Manufacturer Part Number
EP1S40B956C5
Description
IC STRATIX FPGA 40K LE 956-BGA
Manufacturer
Altera
Series
Stratix®r
Datasheet
1.EP1S10F484I6N.pdf
(864 pages)
Specifications of EP1S40B956C5
Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
683
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
956-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S40B956C5
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 691 of 864
- Download datasheet (11Mb)
Figure 10–2. Stratix & Stratix GX Architectural Elements
Notes to
(1)
(2)
(3)
Altera Corporation
July 2005
Pins
Mega RAM Block is
13 Units Wide and
13 Units High
Figure 10–2
Large block elements use their lower-left corner for the coordinate location.
The Stratix GX architectural elements include transceiver blocks on the right side of the device.
Origin (0, 0)
(0,1,0)
PLL
Figure
(2)
10–2:
shows part of a Stratix and Stratix GX device.
(1,18)
(1,17)
(1,16)
(1,15)
(1,1)
LAB
LAB
LAB
LAB
LAB
(11,18)
(11,17)
(11,16)
(11,15)
Mega RAM (1,2)
(11,1)
LAB
LAB
LAB
LAB
LAB
(12,18)
(12,17)
(12,16)
(12,15)
(12,1)
M512
M512
M512
M512
M512
Transitioning APEX Designs to Stratix & Stratix GX Devices
(13,18)
(13,17)
(13,16)
(13,15)
(13,1)
LAB
LAB
LAB
LAB
LAB
Note (1)
(2)
M4K RAM Blocks are
(14,18)
(14,17)
(14,16)
(14,15)
(14,14)
(14,13)
Two Units Wide and
(14,2)
(14,1)
M4K
M4K
M4K
M4K
M4K
M4K
M4K
M4K
One Unit High
Stratix Device Handbook, Volume 2
(16,18)
(16,17)
(16,16)
(16,15)
(16,14)
(16,13)
(16,2)
(16,1)
LAB
LAB
LAB
LAB
LAB
LAB
LAB
LAB
(2)
and Eight Units High
DSPMULT
DSPMULT
DSPMULT
DSPMULT
is Two Units Wide
DSP Block (17,1)
(17,7,0)
(17,7,1)
(17,5,0)
(17,5,1)
(17,3,0)
(17,3,1)
(17,1,0)
(17,1,1)
and
and
and
and
DSPOUT
(18,1,0)
(18,1,7)
and
10–7
(3)
Related parts for EP1S40B956C5
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: