EP1S40B956C5 Altera, EP1S40B956C5 Datasheet - Page 501
EP1S40B956C5
Manufacturer Part Number
EP1S40B956C5
Description
IC STRATIX FPGA 40K LE 956-BGA
Manufacturer
Altera
Series
Stratix®r
Datasheet
1.EP1S10F484I6N.pdf
(864 pages)
Specifications of EP1S40B956C5
Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
683
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
956-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S40B956C5
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 501 of 864
- Download datasheet (11Mb)
Figure 5–21. Realignment by rx_data_align Node End
Figure 5–22. SYNC Signal Path to Realignment Circuit
Altera Corporation
July 2005
receiver A
receiver B
10× clock
rxloaden
1× clock
SYNC
datain
5
6
0123456789
6
7
TXLOADEN
Receiver Circuit
7
8
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
PD9
PD8
8
× W/J
Realignment
9
9
Circuit
0
0
Register
Parallel
1
1
A state machine can generate the realignment signal to control the
alignment procedure.
realignment signal and the rx_data_align node end.
To guarantee that the rx_data_align signal generated by a user state
machine is latched correctly by the counters, the user circuit must meet
certain requirements.
■
2
2
3
The design must include an input synchronizing register to ensure
that data is synchronized to the
3
4
4
0123456789
SYNC
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
PD8
PD9
5
× 1
5
6
6
7
Stratix Logic Array
7
8
Register
High-Speed Differential I/O Interfaces in Stratix Devices
8
Array
9
Figure 5–22
9
0
0
10
1
1
2
2
State Machine
3
shows the connection between the
Detection
3
Pattern
×
4
4
1 clock.
Stratix Device Handbook, Volume 2
1234567890
5
SYNC Out
5
6
6
7
7
8
8
Register
9
Hold
9
0
0
1
1
1234567890
2
2
3
3
4
5–29
4
Related parts for EP1S40B956C5
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: