IPR-PCIE/8 Altera, IPR-PCIE/8 Datasheet - Page 222

IP CORE Renewal Of IP-PCIE/8

IPR-PCIE/8

Manufacturer Part Number
IPR-PCIE/8
Description
IP CORE Renewal Of IP-PCIE/8
Manufacturer
Altera
Type
MegaCorer
Datasheets

Specifications of IPR-PCIE/8

Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x8 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
Configuration Signals for x8 MegaCore Functions
Configuration
Signals for x8
MegaCore
Functions
A–6
PCI Express Compiler User Guide
k_vc3[7:0]
k_vc3[19:8]
k_vc3[27:20]
k_vc3[35:28]
k_vc3[43:36]
k_vc3[55:44]
k_gbl[0]
k_gbl[9:1]
k_epleg
Table A–1. Configuration Signals for x1 and x4 MegaCore Functions (Part 6 of 6)
Table A–2. Configuration Signals for x8 MegaCore Functions
Signal
Signal
Calculated: VC Table
Posted Header Credit
Calculated: VC Table
Posted Data Credit
Calculated: VC Table Non-
Posted Header Credit
Fixed to 0
Fixed to 0
Fixed to 0
Fixed to 0
Fixed to 0
System:
Interface Type
Value or Wizard
Table A–2
MegaCore functions. These signals are set internal to the variation file
created by MegaWizard interface. They should not be modified except by
the MegaWizard interface. They are provided here for reference.
Page/Label
Value or Wizard
Page/Label
PCI Express Compiler Version 6.1
lists and briefly describes the configuration signals for x8
PCI Express specification compliance setting. When the value is
set to 1, the MegaCore function is set to be compliant with the PCI
Express 1.1 specification.
When the value is set to 0, the MegaCore function is set to be
compliant with PCI Express 1.0a specification.
Reserved.
Endpoint Type: This signal configures the Core as a Legacy or
Native Endpoint.
0: Native Endpoint
1: Legacy Endpoint
Receive flow control credit for VC3 posted headers.
Receive flow control credit for VC3 posted data.
Receive flow control credit for VC3 non-posted
headers.
Receive flow control credit for VC3 non-posted data.
Non-posted writes (configuration and I/O writes) only
use VC0.
Receive flow control credit for VC3 completion headers.
Infinite completion credits must be advertised by
endpoints.
Receive flow control credit for VC3 completion data.
Infinite completion credits must be advertised by
endpoints
Description
Description
Altera Corporation
December 2006

Related parts for IPR-PCIE/8