82V3352EDG IDT [Integrated Device Technology], 82V3352EDG Datasheet - Page 66

no-image

82V3352EDG

Manufacturer Part Number
82V3352EDG
Description
SYNCHRONOUS ETHERNET WAN PLL
Manufacturer
IDT [Integrated Device Technology]
Datasheet
IN1_IN2_CMOS_SEL_PRIORITY_CNFG - CMOS Input Clock 1 & 2 Priority Configuration *
Programming Information
Address: 27H
Type: Read / Write
Default Value: 00110010
IDT82V3352
IN2_CMOS_SE
L_PRIORITY3
7 - 4
3 - 0
Bit
7
INn_CMOS_SEL_PRIORITY[3:0]
INn_CMOS_SEL_PRIORITY[3:0]
IN2_CMOS_SE
L_PRIORITY2
6
Name
IN2_CMOS_SE
L_PRIORITY1
5
These bits set the priority of the corresponding INn_CMOS. Here n is 2.
0000: Disable INn_CMOS for automatic selection.
0001: Priority 1.
0010: Priority 2.
0011: Priority 3. (default)
0100: Priority 4.
0101: Priority 5.
0110: Priority 6.
0111: Priority 7.
1000: Priority 8.
1001: Priority 9.
1010: Priority 10.
1011: Priority 11.
1100: Priority 12.
1101: Priority 13.
1110: Priority 14.
1111: Priority 15.
These bits set the priority of the corresponding INn_CMOS. Here n is 1.
0000: Disable INn_CMOS for automatic selection.
0001: Priority 1.
0010: Priority 2. (default)
0011: Priority 3.
0100: Priority 4.
0101: Priority 5.
0110: Priority 6.
0111: Priority 7.
1000: Priority 8.
1001: Priority 9.
1010: Priority 10.
1011: Priority 11.
1100: Priority 12.
1101: Priority 13.
1110: Priority 14.
1111: Priority 15.
IN2_CMOS_SE
L_PRIORITY0
4
66
IN1_CMOS_SE
L_PRIORITY3
3
Description
IN1_CMOS_SE
L_PRIORITY2
2
SYNCHRONOUS ETHERNET WAN PLL
IN1_CMOS_SE
L_PRIORITY1
1
IN1_CMOS_SE
L_PRIORITY0
March 23, 2009
0

Related parts for 82V3352EDG