MPC8533EVTARJ Freescale Semiconductor, MPC8533EVTARJ Datasheet - Page 880

no-image

MPC8533EVTARJ

Manufacturer Part Number
MPC8533EVTARJ
Description
MPU POWERQUICC 783-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC8533EVTARJ

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
1.067GHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
783-FCPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8533EVTARJ
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8533EVTARJA
Manufacturer:
FREESCAL
Quantity:
156
Part Number:
MPC8533EVTARJA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Enhanced Three-Speed Ethernet Controllers
If the CRC hash table index selects a bit that is set in the hash table, the frame is accepted. If 32 group
addresses are stored in the hash table and random group addresses are received, the extended hash table
prevents roughly 480/512 (93.8%) of the group address frames from reaching memory. Software must
further filter those that reach memory to determine if they contain the correct addresses. Alternatively,
small multicast groups can be held in the exact match MAC address registers, which guarantees that only
correct frames are admitted.
The effectiveness of the hash table declines as the number of addresses increases. For instance, as the
number of addresses stored in the 512-bin hash table increases, the vast majority of the hash table bits are
set, preventing only a small fraction of frames from reaching memory.
15-150
/* Wrapper macros for 256-bucket and 512-bucket hash tables:
#define TSEC_HASH256(macaddr) ((crc32(macaddr) >> 24) & 0xff)
#define TSEC_HASH512(macaddr) ((crc32(macaddr) >> 23) & 0x1ff)
/* CRC constants.
#define CRC_POLYNOMIAL 0xedb88320
#define CRC_INITIAL
#define MAC_ADDRLEN
#define BITS_PER_BYTE
/* crc32() Takes the array of bytes, macaddr[], representing an
unsigned long crc32(unsigned char macaddr[MAC_ADDRLEN])
{
}
*/
unsigned long crc, result;
int byte, i;
/* CRC-32 algorithm starts by inverting first 4 bytes */
crc = CRC_INITIAL;
/* add each byte to running CRC accumulator */
for (byte = 0; byte < MAC_ADDRLEN; ++byte) {
}
/* finally, reverse bits of result to get CRC in normal bit order */
for (result = 0, i = 4*BITS_PER_BYTE-1; i >= 0; crc >>= 1, --i)
return result;
Pass 6-byte Ethernet MAC address as parameter. */
Ethernet MAC address and returns the CRC-32 result over these bytes,
where each byte is used in bit-reversed form (Ethernet bit order).
Index 0 of macaddr[] is the first byte of the address on the wire.
Test case: the result of crc32 on {0x00, 0x01, 0x02, 0x03, 0x04, 0x05}
should be 0xad0c28f3.
crc ^= macaddr[byte];
/* shift CRC right to perform but reversal on byte of address */
for (i = 0; i < BITS_PER_BYTE; ++i)
result |= (crc & 1) << i;
crc = (crc >> 1) ^ CRC_POLYNOMIAL;
crc >>= 1;
if (crc & 1)
else
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Figure 15-129. Sample C Code for Computing eTSEC Hash Table Indices
Note: CRC-32 polynomial is bit-reversed. */
0xffffffff
6
8
Freescale Semiconductor

Related parts for MPC8533EVTARJ